domenico/openwrt-R7800-nss
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

ath79: make ahb wifi work

Browse Source 
Signed-off-by: John Crispin <john@phrozen.org>
This commit is contained in:
John Crispin
2018-05-14 07:11:56 +02:00
parent bcf20e0583
commit 83fb9ec5e0
5 changed files with 385 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
target/linux/ath79/dts/ar9330.dtsi
View File

@@ -107,6 +107,15 @@
compatible = "qca,ar9330-gmac";
reg = <0x18070000 0x4>;
};
wmac: gmac@18100000 {
compatible = "qca,ar9330-wmac";
reg = <0x18100000 0x20000>;
interrupts = <2>;
status = "disabled";
};
};
usb_phy: usb-phy {

6
target/linux/ath79/dts/ar9330_glinet_ar150.dts
View File

@@ -160,3 +160,9 @@
switch-phy-swap = <0>;
};
};
&wmac {
status = "okay";
mtd-cal-data = <&art 0x1000>;
mtd-mac-address = <&art 0x0>;
};

31
target/linux/ath79/patches-4.14/0034-MIPS-ath79-ath9k-exports.patch Normal file
View File

@@ -0,0 +1,31 @@
Index: linux-4.14.42/arch/mips/ath79/common.c
===================================================================
--- linux-4.14.42.orig/arch/mips/ath79/common.c
+++ linux-4.14.42/arch/mips/ath79/common.c
@@ -34,11 +34,13 @@ EXPORT_SYMBOL_GPL(ath79_ddr_freq);
enum ath79_soc_type ath79_soc;
unsigned int ath79_soc_rev;
+EXPORT_SYMBOL_GPL(ath79_soc_rev);
void __iomem *ath79_pll_base;
void __iomem *ath79_reset_base;
EXPORT_SYMBOL_GPL(ath79_reset_base);
-static void __iomem *ath79_ddr_base;
+void __iomem *ath79_ddr_base;
+EXPORT_SYMBOL_GPL(ath79_ddr_base);
static void __iomem *ath79_ddr_wb_flush_base;
static void __iomem *ath79_ddr_pci_win_base;
Index: linux-4.14.42/arch/mips/include/asm/mach-ath79/ath79.h
===================================================================
--- linux-4.14.42.orig/arch/mips/include/asm/mach-ath79/ath79.h
+++ linux-4.14.42/arch/mips/include/asm/mach-ath79/ath79.h
@@ -152,6 +152,7 @@ void ath79_ddr_wb_flush(unsigned int reg
void ath79_ddr_set_pci_windows(void);
extern void __iomem *ath79_pll_base;
+extern void __iomem *ath79_ddr_base;
extern void __iomem *ath79_reset_base;
static inline void ath79_pll_wr(unsigned reg, u32 val)