This target adds support for the Allwinner D1 RISC-V based SoCs.
- RISC-V single-core T-Head C906 (RV64GCV)
- Tensilica HiFi4 DSP
- DDR2/DDR3 support
- 10/100/1000M ethernet
- usual peripherals like USB2, SPI, I2C, PWM, etc.
Four boards are supported:
- Dongshan Nezha STU
- 512Mb RAM
- ethernet
- LicheePi RV Dock
- 512Mb RAM
- wireless-only (RTL8723DS)
- MangoPi MQ-Pro
- 512Mb RAM
- there are pads available for an SPI flash
- wireless-only (RTL8723DS)
- Nezha D1
- 512Mb/1Gb/2Gb RAM
- 256Mb NAND flash
- ethernet, wireless
Installation:
Standard SD-card installation via dd-ing the generated image to
an SD-card of at least 256Mb.
Signed-off-by: Zoltan HERPAI <wigyori@uid0.hu>
33 lines
1.0 KiB
Diff
33 lines
1.0 KiB
Diff
From 5fdd5231c56d58f16a6cefa2bed4b8f331da2c92 Mon Sep 17 00:00:00 2001
|
|
From: Samuel Holland <samuel@sholland.org>
|
|
Date: Wed, 27 Apr 2022 19:20:58 -0500
|
|
Subject: [PATCH 052/117] iommu/sun50i: Add support for the D1 variant
|
|
|
|
D1 contains an IOMMU similar to the one in the H6 SoC, but the D1
|
|
variant has no external reset signal. It also has some register
|
|
definition changes, but none that affect the current driver.
|
|
|
|
Signed-off-by: Samuel Holland <samuel@sholland.org>
|
|
---
|
|
drivers/iommu/sun50i-iommu.c | 4 ++++
|
|
1 file changed, 4 insertions(+)
|
|
|
|
--- a/drivers/iommu/sun50i-iommu.c
|
|
+++ b/drivers/iommu/sun50i-iommu.c
|
|
@@ -1071,11 +1071,15 @@ err_free_cache:
|
|
return ret;
|
|
}
|
|
|
|
+static const struct sun50i_iommu_variant sun20i_d1_iommu = {
|
|
+};
|
|
+
|
|
static const struct sun50i_iommu_variant sun50i_h6_iommu = {
|
|
.has_reset = true,
|
|
};
|
|
|
|
static const struct of_device_id sun50i_iommu_dt[] = {
|
|
+ { .compatible = "allwinner,sun20i-d1-iommu", .data = &sun20i_d1_iommu },
|
|
{ .compatible = "allwinner,sun50i-h6-iommu", .data = &sun50i_h6_iommu },
|
|
{ /* sentinel */ },
|
|
};
|