851e7f77e4
New stm32 target introduces support for stm32mp1 based devices. For now it includes an initial support of the STM32MP135F-DK device. The specifications bellow only list supported features. Specifications -------------- SOC: STM32MP135FAF7 RAM: 512 MiB Storage: SD Card Ethernet: 2x 100 Mbps Wireless: 2.4GHz Cypress CYW43455 (802.11b/g/n) LEDs: Heartbeat (Blue) Buttons: 1x Reset, 1x User (USER2) USB: 4x 2.0 Type-A Signed-off-by: Thomas Richard <thomas.richard@bootlin.com> Link: https://github.com/openwrt/openwrt/pull/16716 Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
95 lines
3.1 KiB
Diff
95 lines
3.1 KiB
Diff
From 8d28aaf5d5dbfd1f452286fa6ac571df0bcf00ad Mon Sep 17 00:00:00 2001
|
|
From: Christophe Roullier <christophe.roullier@foss.st.com>
|
|
Date: Tue, 11 Jun 2024 10:36:06 +0200
|
|
Subject: [PATCH 8/8] net: stmmac: dwmac-stm32: add management of stm32mp13 for
|
|
stm32
|
|
|
|
Add Ethernet support for STM32MP13.
|
|
STM32MP13 is STM32 SOC with 2 GMACs instances.
|
|
GMAC IP version is SNPS 4.20.
|
|
GMAC IP configure with 1 RX and 1 TX queue.
|
|
DMA HW capability register supported
|
|
RX Checksum Offload Engine supported
|
|
TX Checksum insertion supported
|
|
Wake-Up On Lan supported
|
|
TSO supported
|
|
|
|
Signed-off-by: Christophe Roullier <christophe.roullier@foss.st.com>
|
|
Reviewed-by: Marek Vasut <marex@denx.de>
|
|
Signed-off-by: Paolo Abeni <pabeni@redhat.com>
|
|
---
|
|
.../net/ethernet/stmicro/stmmac/dwmac-stm32.c | 32 ++++++++++++++++---
|
|
1 file changed, 28 insertions(+), 4 deletions(-)
|
|
|
|
--- a/drivers/net/ethernet/stmicro/stmmac/dwmac-stm32.c
|
|
+++ b/drivers/net/ethernet/stmicro/stmmac/dwmac-stm32.c
|
|
@@ -104,6 +104,7 @@ struct stm32_ops {
|
|
int (*parse_data)(struct stm32_dwmac *dwmac,
|
|
struct device *dev);
|
|
bool clk_rx_enable_in_suspend;
|
|
+ bool is_mp13;
|
|
u32 syscfg_clr_off;
|
|
};
|
|
|
|
@@ -224,11 +225,18 @@ static int stm32mp1_configure_pmcr(struc
|
|
{
|
|
struct stm32_dwmac *dwmac = plat_dat->bsp_priv;
|
|
u32 reg = dwmac->mode_reg;
|
|
- int val;
|
|
+ int val = 0;
|
|
|
|
switch (plat_dat->mac_interface) {
|
|
case PHY_INTERFACE_MODE_MII:
|
|
- val = SYSCFG_PMCR_ETH_SEL_MII;
|
|
+ /*
|
|
+ * STM32MP15xx supports both MII and GMII, STM32MP13xx MII only.
|
|
+ * SYSCFG_PMCSETR ETH_SELMII is present only on STM32MP15xx and
|
|
+ * acts as a selector between 0:GMII and 1:MII. As STM32MP13xx
|
|
+ * supports only MII, ETH_SELMII is not present.
|
|
+ */
|
|
+ if (!dwmac->ops->is_mp13) /* Select MII mode on STM32MP15xx */
|
|
+ val |= SYSCFG_PMCR_ETH_SEL_MII;
|
|
break;
|
|
case PHY_INTERFACE_MODE_GMII:
|
|
val = SYSCFG_PMCR_ETH_SEL_GMII;
|
|
@@ -359,8 +367,12 @@ static int stm32_dwmac_parse_data(struct
|
|
|
|
dwmac->mode_mask = SYSCFG_MP1_ETH_MASK;
|
|
err = of_property_read_u32_index(np, "st,syscon", 2, &dwmac->mode_mask);
|
|
- if (err)
|
|
- dev_dbg(dev, "Warning sysconfig register mask not set\n");
|
|
+ if (err) {
|
|
+ if (dwmac->ops->is_mp13)
|
|
+ dev_err(dev, "Sysconfig register mask must be set (%d)\n", err);
|
|
+ else
|
|
+ dev_dbg(dev, "Warning sysconfig register mask not set\n");
|
|
+ }
|
|
|
|
return err;
|
|
}
|
|
@@ -560,12 +572,24 @@ static struct stm32_ops stm32mp1_dwmac_d
|
|
.resume = stm32mp1_resume,
|
|
.parse_data = stm32mp1_parse_data,
|
|
.syscfg_clr_off = 0x44,
|
|
+ .is_mp13 = false,
|
|
+ .clk_rx_enable_in_suspend = true
|
|
+};
|
|
+
|
|
+static struct stm32_ops stm32mp13_dwmac_data = {
|
|
+ .set_mode = stm32mp1_set_mode,
|
|
+ .suspend = stm32mp1_suspend,
|
|
+ .resume = stm32mp1_resume,
|
|
+ .parse_data = stm32mp1_parse_data,
|
|
+ .syscfg_clr_off = 0x08,
|
|
+ .is_mp13 = true,
|
|
.clk_rx_enable_in_suspend = true
|
|
};
|
|
|
|
static const struct of_device_id stm32_dwmac_match[] = {
|
|
{ .compatible = "st,stm32-dwmac", .data = &stm32mcu_dwmac_data},
|
|
{ .compatible = "st,stm32mp1-dwmac", .data = &stm32mp1_dwmac_data},
|
|
+ { .compatible = "st,stm32mp13-dwmac", .data = &stm32mp13_dwmac_data},
|
|
{ }
|
|
};
|
|
MODULE_DEVICE_TABLE(of, stm32_dwmac_match);
|