Files
openwrt-armor-g5/target/linux/ramips/dts/mt7620a_dlink_dwr-961-a1.dts
domenico 27c9d80f51
Some checks failed
Build Kernel / Build all affected Kernels (push) Has been cancelled
Build all core packages / Build all core packages for selected target (push) Has been cancelled
Build and Push prebuilt tools container / Build and Push all prebuilt containers (push) Has been cancelled
Build Toolchains / Build Toolchains for each target (push) Has been cancelled
Build host tools / Build host tools for linux and macos based systems (push) Has been cancelled
Coverity scan build / Coverity x86/64 build (push) Has been cancelled
Initial commit
2025-06-24 12:51:15 +02:00

64 lines
1.3 KiB
Plaintext

// SPDX-License-Identifier: GPL-2.0-or-later
/*
* D-Link DWR-961 A1 Board Description
* Copyright 2022 Pawel Dembicki <paweldembicki@gmail.com>
*/
#include "mt7620a_dlink_dwr-96x.dtsi"
/ {
compatible = "dlink,dwr-961-a1", "ralink,mt7620a-soc";
model = "D-Link DWR-961 A1";
leds {
hidden-1 { /* hidden next to wlan5g led */
label = "green:hidden-1";
gpios = <&gpio0 13 GPIO_ACTIVE_LOW>;
};
hidden-2 { /* hidden next to sms led*/
label = "green:hidden-2";
gpios = <&gpio0 14 GPIO_ACTIVE_LOW>;
};
};
};
&ethernet {
pinctrl-names = "default";
pinctrl-0 = <&rgmii1_pins &mdio_pins>;
port@5 {
status = "okay";
phy-mode = "rgmii";
mediatek,fixed-link = <1000 1 1 1>;
};
mdio-bus {
status = "okay";
ethernet-phy@0 {
reg = <0>;
phy-mode = "rgmii";
qca,ar8327-initvals = <
0x04 0x87300000 /* PORT0 PAD MODE CTRL */
0x0c 0x00000000 /* PORT6 PAD MODE CTRL */
0x7c 0x0000007e /* PORT0_STATUS */
0x80 0x00001200 /* PORT1_STATUS */
0x84 0x00001200 /* PORT2_STATUS */
0x88 0x00001200 /* PORT3_STATUS */
0x8c 0x00001200 /* PORT4_STATUS */
0x90 0x00001200 /* PORT5_STATUS */
0x94 0x00000000 /* PORT6_STATUS */
>;
};
};
};
&gsw {
mediatek,ephy-base = /bits/ 8 <8>;
};
&wifi {
nvmem-cells = <&eeprom_config_e29e>, <&macaddr_config_e50e 2>;
nvmem-cell-names = "eeprom", "mac-address";
};