c06fb25d1f
Some checks failed
Build Kernel / Build all affected Kernels (push) Has been cancelled
Build all core packages / Build all core packages for selected target (push) Has been cancelled
Build and Push prebuilt tools container / Build and Push all prebuilt containers (push) Has been cancelled
Build Toolchains / Build Toolchains for each target (push) Has been cancelled
Build host tools / Build host tools for linux and macos based systems (push) Has been cancelled
Coverity scan build / Coverity x86/64 build (push) Has been cancelled
137 lines
3.8 KiB
Diff
137 lines
3.8 KiB
Diff
From patchwork Thu Feb 1 21:52:20 2024
|
|
Content-Type: text/plain; charset="utf-8"
|
|
MIME-Version: 1.0
|
|
Content-Transfer-Encoding: 7bit
|
|
X-Patchwork-Submitter: Daniel Golle <daniel@makrotopia.org>
|
|
X-Patchwork-Id: 13541842
|
|
Date: Thu, 1 Feb 2024 21:52:20 +0000
|
|
From: Daniel Golle <daniel@makrotopia.org>
|
|
To: Bc-bocun Chen <bc-bocun.chen@mediatek.com>,
|
|
Steven Liu <steven.liu@mediatek.com>,
|
|
John Crispin <john@phrozen.org>,
|
|
Chunfeng Yun <chunfeng.yun@mediatek.com>,
|
|
Vinod Koul <vkoul@kernel.org>,
|
|
Kishon Vijay Abraham I <kishon@kernel.org>,
|
|
Rob Herring <robh@kernel.org>,
|
|
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
|
|
Conor Dooley <conor+dt@kernel.org>,
|
|
Daniel Golle <daniel@makrotopia.org>,
|
|
Qingfang Deng <dqfext@gmail.com>,
|
|
SkyLake Huang <SkyLake.Huang@mediatek.com>,
|
|
Matthias Brugger <matthias.bgg@gmail.com>,
|
|
AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>,
|
|
Philipp Zabel <p.zabel@pengutronix.de>,
|
|
linux-arm-kernel@lists.infradead.org,
|
|
linux-mediatek@lists.infradead.org, linux-phy@lists.infradead.org,
|
|
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
|
|
netdev@vger.kernel.org
|
|
Subject: [PATCH 1/2] dt-bindings: phy: mediatek,xfi-tphy: add new bindings
|
|
Message-ID:
|
|
<702afb0c1246d95c90b22e57105304028bdd3083.1706823233.git.daniel@makrotopia.org>
|
|
MIME-Version: 1.0
|
|
Content-Disposition: inline
|
|
List-Id: Linux Phy Mailing list <linux-phy.lists.infradead.org>
|
|
|
|
Add bindings for the MediaTek XFI T-PHY Ethernet SerDes PHY found in the
|
|
MediaTek MT7988 SoC which can operate at various interfaces modes:
|
|
|
|
via USXGMII PCS:
|
|
* USXGMII
|
|
* 10GBase-R
|
|
* 5GBase-R
|
|
|
|
via LynxI SGMII PCS:
|
|
* 2500Base-X
|
|
* 1000Base-X
|
|
* Cisco SGMII (MAC side)
|
|
|
|
Signed-off-by: Daniel Golle <daniel@makrotopia.org>
|
|
---
|
|
.../bindings/phy/mediatek,xfi-tphy.yaml | 80 +++++++++++++++++++
|
|
1 file changed, 80 insertions(+)
|
|
create mode 100644 Documentation/devicetree/bindings/phy/mediatek,xfi-tphy.yaml
|
|
|
|
--- /dev/null
|
|
+++ b/Documentation/devicetree/bindings/phy/mediatek,xfi-tphy.yaml
|
|
@@ -0,0 +1,80 @@
|
|
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
+%YAML 1.2
|
|
+---
|
|
+$id: http://devicetree.org/schemas/phy/mediatek,xfi-tphy.yaml#
|
|
+$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
+
|
|
+title: MediaTek XFI T-PHY
|
|
+
|
|
+maintainers:
|
|
+ - Daniel Golle <daniel@makrotopia.org>
|
|
+
|
|
+description:
|
|
+ The MediaTek XFI SerDes T-PHY provides the physical SerDes lanes
|
|
+ used by the (10G/5G) USXGMII PCS and (1G/2.5G) LynxI PCS found in
|
|
+ MediaTek's 10G-capabale SoCs.
|
|
+
|
|
+properties:
|
|
+ $nodename:
|
|
+ pattern: "^phy@[0-9a-f]+$"
|
|
+
|
|
+ compatible:
|
|
+ const: mediatek,mt7988-xfi-tphy
|
|
+
|
|
+ reg:
|
|
+ maxItems: 1
|
|
+
|
|
+ clocks:
|
|
+ items:
|
|
+ - description: XFI PHY clock
|
|
+ - description: XFI register clock
|
|
+
|
|
+ clock-names:
|
|
+ items:
|
|
+ - const: xfipll
|
|
+ - const: topxtal
|
|
+
|
|
+ resets:
|
|
+ items:
|
|
+ - description: PEXTP reset
|
|
+
|
|
+ mediatek,usxgmii-performance-errata:
|
|
+ $ref: /schemas/types.yaml#/definitions/flag
|
|
+ description:
|
|
+ One instance of the T-PHY on MT7988 suffers from a performance
|
|
+ problem in 10GBase-R mode which needs a work-around in the driver.
|
|
+ The work-around is enabled using this flag.
|
|
+
|
|
+ "#phy-cells":
|
|
+ const: 0
|
|
+
|
|
+required:
|
|
+ - compatible
|
|
+ - reg
|
|
+ - clocks
|
|
+ - clock-names
|
|
+ - resets
|
|
+ - "#phy-cells"
|
|
+
|
|
+additionalProperties: false
|
|
+
|
|
+examples:
|
|
+ - |
|
|
+ #include <dt-bindings/clock/mediatek,mt7988-clk.h>
|
|
+ soc {
|
|
+ #address-cells = <2>;
|
|
+ #size-cells = <2>;
|
|
+
|
|
+ phy@11f20000 {
|
|
+ compatible = "mediatek,mt7988-xfi-tphy";
|
|
+ reg = <0 0x11f20000 0 0x10000>;
|
|
+ clocks = <&xfi_pll CLK_XFIPLL_PLL_EN>,
|
|
+ <&topckgen CLK_TOP_XFI_PHY_0_XTAL_SEL>;
|
|
+ clock-names = "xfipll", "topxtal";
|
|
+ resets = <&watchdog 14>;
|
|
+ mediatek,usxgmii-performance-errata;
|
|
+ #phy-cells = <0>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+...
|