c06fb25d1f
Some checks failed
Build Kernel / Build all affected Kernels (push) Has been cancelled
Build all core packages / Build all core packages for selected target (push) Has been cancelled
Build and Push prebuilt tools container / Build and Push all prebuilt containers (push) Has been cancelled
Build Toolchains / Build Toolchains for each target (push) Has been cancelled
Build host tools / Build host tools for linux and macos based systems (push) Has been cancelled
Coverity scan build / Coverity x86/64 build (push) Has been cancelled
86 lines
2.3 KiB
Diff
86 lines
2.3 KiB
Diff
From 83afcf14edb9217e58837eb119da96d734a4b3b1 Mon Sep 17 00:00:00 2001
|
|
From: Robert Marko <robimarko@gmail.com>
|
|
Date: Sat, 21 Oct 2023 14:00:07 +0200
|
|
Subject: [PATCH] arm64: dts: qcom: ipq6018: use CPUFreq NVMEM
|
|
|
|
IPQ6018 comes in multiple SKU-s and some of them dont support all of the
|
|
OPP-s that are current set, so lets utilize CPUFreq NVMEM to allow only
|
|
supported OPP-s based on the SoC dynamically.
|
|
|
|
As an example, IPQ6018 is generaly rated at 1.8GHz but some silicon only
|
|
goes up to 1.5GHz and is marked as such via an eFuse.
|
|
|
|
Signed-off-by: Robert Marko <robimarko@gmail.com>
|
|
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org>
|
|
Link: https://lore.kernel.org/r/20231021120048.231239-1-robimarko@gmail.com
|
|
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
|
|
---
|
|
arch/arm64/boot/dts/qcom/ipq6018.dtsi | 14 +++++++++++++-
|
|
1 file changed, 13 insertions(+), 1 deletion(-)
|
|
|
|
--- a/arch/arm64/boot/dts/qcom/ipq6018.dtsi
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq6018.dtsi
|
|
@@ -96,42 +96,49 @@
|
|
};
|
|
|
|
cpu_opp_table: opp-table-cpu {
|
|
- compatible = "operating-points-v2";
|
|
+ compatible = "operating-points-v2-kryo-cpu";
|
|
+ nvmem-cells = <&cpu_speed_bin>;
|
|
opp-shared;
|
|
|
|
opp-864000000 {
|
|
opp-hz = /bits/ 64 <864000000>;
|
|
opp-microvolt = <725000>;
|
|
+ opp-supported-hw = <0xf>;
|
|
clock-latency-ns = <200000>;
|
|
};
|
|
|
|
opp-1056000000 {
|
|
opp-hz = /bits/ 64 <1056000000>;
|
|
opp-microvolt = <787500>;
|
|
+ opp-supported-hw = <0xf>;
|
|
clock-latency-ns = <200000>;
|
|
};
|
|
|
|
opp-1320000000 {
|
|
opp-hz = /bits/ 64 <1320000000>;
|
|
opp-microvolt = <862500>;
|
|
+ opp-supported-hw = <0x3>;
|
|
clock-latency-ns = <200000>;
|
|
};
|
|
|
|
opp-1440000000 {
|
|
opp-hz = /bits/ 64 <1440000000>;
|
|
opp-microvolt = <925000>;
|
|
+ opp-supported-hw = <0x3>;
|
|
clock-latency-ns = <200000>;
|
|
};
|
|
|
|
opp-1608000000 {
|
|
opp-hz = /bits/ 64 <1608000000>;
|
|
opp-microvolt = <987500>;
|
|
+ opp-supported-hw = <0x1>;
|
|
clock-latency-ns = <200000>;
|
|
};
|
|
|
|
opp-1800000000 {
|
|
opp-hz = /bits/ 64 <1800000000>;
|
|
opp-microvolt = <1062500>;
|
|
+ opp-supported-hw = <0x1>;
|
|
clock-latency-ns = <200000>;
|
|
};
|
|
};
|
|
@@ -322,6 +329,11 @@
|
|
reg = <0x0 0x000a4000 0x0 0x2000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
+
|
|
+ cpu_speed_bin: cpu-speed-bin@135 {
|
|
+ reg = <0x135 0x1>;
|
|
+ bits = <7 1>;
|
|
+ };
|
|
};
|
|
|
|
prng: qrng@e3000 {
|