ath79: ag71xx: fix pll-data setting for ar7242/ar934x/qca955x/qca956x
ar71xx/ar913x series use the old pll registers and settings. However started from ar7242, a new pll register is introduced and the pll setting is much simpler. This can be observed from dev-eth.c from the ar71xx target. Signed-off-by: Weijie Gao <hackpascal@gmail.com>
This commit is contained in:
		| @@ -618,18 +618,15 @@ __ag71xx_link_adjust(struct ag71xx *ag, bool update) | |||||||
| 	ag71xx_wr(ag, AG71XX_REG_FIFO_CFG3, ag->fifodata[2]); | 	ag71xx_wr(ag, AG71XX_REG_FIFO_CFG3, ag->fifodata[2]); | ||||||
|  |  | ||||||
| 	if (update) { | 	if (update) { | ||||||
| 		if (of_device_is_compatible(np, "qca,ar7100-eth")) { | 		if (of_device_is_compatible(np, "qca,ar7100-eth") || | ||||||
|  | 		    of_device_is_compatible(np, "qca,ar9130-eth")) { | ||||||
| 			ath79_set_pll(ag); | 			ath79_set_pll(ag); | ||||||
| 			ath79_mii_ctrl_set_speed(ag); | 			ath79_mii_ctrl_set_speed(ag); | ||||||
| 		} else if (of_device_is_compatible(np, "qca,ar7242-eth")) { | 		} else if (of_device_is_compatible(np, "qca,ar7242-eth") || | ||||||
| 			ath79_set_pll(ag); | 			   of_device_is_compatible(np, "qca,ar9340-eth") || | ||||||
| 		} else if (of_device_is_compatible(np, "qca,ar9130-eth")) { | 			   of_device_is_compatible(np, "qca,qca9550-eth") || | ||||||
| 			ath79_set_pll(ag); | 			   of_device_is_compatible(np, "qca,qca9560-eth")) { | ||||||
| 			ath79_mii_ctrl_set_speed(ag); | 			ath79_set_pllval(ag); | ||||||
| 		} else if (of_device_is_compatible(np, "qca,ar9340-eth")) { |  | ||||||
| 			ath79_set_pll(ag); |  | ||||||
| 		} else if (of_device_is_compatible(np, "qca,qca9550-eth")) { |  | ||||||
| 		} else if (of_device_is_compatible(np, "qca,qca9560-eth")) { |  | ||||||
| 		} | 		} | ||||||
| 	} | 	} | ||||||
|  |  | ||||||
|   | |||||||
		Reference in New Issue
	
	Block a user
	 Weijie Gao
					Weijie Gao