domenico/openwrt_NSS_ACW
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

uart_clk on Rt3352F is always 40MHz

Browse Source 
Currently, sys_clk/10 is used which is just wrong.
cpu_clk/10 would work for systems with 400MHz CPU clock.

Signed-off-by: Daniel Golle <dgolle@allnet.de>

SVN-Revision: 32812
This commit is contained in:
John Crispin
2012-07-24 20:37:50 +00:00
parent cb0eccf529
commit 6641024f50
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
target/linux/ramips/files/arch/mips/ralink/rt305x/clock.c
View File

@@ -60,7 +60,7 @@ void __init rt305x_clocks_init(void)
break; break;
} }
rt305x_sys_clk.rate = rt305x_cpu_clk.rate / 3; rt305x_sys_clk.rate = rt305x_cpu_clk.rate / 3;
rt305x_uart_clk.rate = rt305x_sys_clk.rate / 10; rt305x_uart_clk.rate = 40000000;
rt305x_wdt_clk.rate = rt305x_sys_clk.rate; rt305x_wdt_clk.rate = rt305x_sys_clk.rate;
} else { } else {
BUG(); BUG();