domenico/openwrt_NSS_ACW
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

ramips: make PHY initialization more descriptive

Browse Source 
The basic mode control register of the ESW PHYs is modified in this
codeblock. Use the respective macros to make this code more readable.

Signed-off-by: David Bauer <mail@david-bauer.net>
This commit is contained in:
David Bauer
2021-06-06 19:45:24 +02:00
parent 4413537430
commit 6a15abbc75
1 changed files with 4 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
target/linux/ramips/files/drivers/net/ethernet/ralink/gsw_mt7620.c
View File

@@ -13,6 +13,7 @@
*/ */
#include <linux/module.h> #include <linux/module.h>
#include <linux/mii.h>
#include <linux/kernel.h> #include <linux/kernel.h>
#include <linux/types.h> #include <linux/types.h>
#include <linux/platform_device.h> #include <linux/platform_device.h>
@@ -168,9 +169,9 @@ static void mt7620_hw_init(struct mt7620_gsw *gsw, int mdio_mode)
/* turn on all PHYs */ /* turn on all PHYs */
for (i = 0; i <= 4; i++) { for (i = 0; i <= 4; i++) {
val = _mt7620_mii_read(gsw, gsw->ephy_base + i, 0); val = _mt7620_mii_read(gsw, gsw->ephy_base + i, MII_BMCR);
val &= ~BIT(11); val &= ~BMCR_PDOWN;
_mt7620_mii_write(gsw, gsw->ephy_base + i, 0, val); _mt7620_mii_write(gsw, gsw->ephy_base + i, MII_BMCR, val);
} }
} }