cleanup PCI code
SVN-Revision: 8700
This commit is contained in:
		@@ -1,175 +0,0 @@
 | 
			
		||||
/*
 | 
			
		||||
 *  $Id$
 | 
			
		||||
 *
 | 
			
		||||
 *  ADM5120 specific PCI fixups
 | 
			
		||||
 *
 | 
			
		||||
 *  Copyright (C) ADMtek Incorporated.
 | 
			
		||||
 *  Copyright (C) 2005 Jeroen Vreeken (pe1rxq@amsat.org)
 | 
			
		||||
 *  Copyright (C) 2007 Gabor Juhos <juhosg at openwrt.org>
 | 
			
		||||
 *  Copyright (C) 2007 OpenWrt.org
 | 
			
		||||
 *
 | 
			
		||||
 *  This program is free software; you can redistribute it and/or
 | 
			
		||||
 *  modify it under the terms of the GNU General Public License
 | 
			
		||||
 *  as published by the Free Software Foundation; either version 2
 | 
			
		||||
 *  of the License, or (at your option) any later version.
 | 
			
		||||
 *
 | 
			
		||||
 *  This program is distributed in the hope that it will be useful,
 | 
			
		||||
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 | 
			
		||||
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 | 
			
		||||
 *  GNU General Public License for more details.
 | 
			
		||||
 *
 | 
			
		||||
 *  You should have received a copy of the GNU General Public License
 | 
			
		||||
 *  along with this program; if not, write to the
 | 
			
		||||
 *  Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor,
 | 
			
		||||
 *  Boston, MA  02110-1301, USA.
 | 
			
		||||
 *
 | 
			
		||||
 */
 | 
			
		||||
 | 
			
		||||
#include <linux/types.h>
 | 
			
		||||
#include <linux/kernel.h>
 | 
			
		||||
#include <linux/init.h>
 | 
			
		||||
#include <linux/pci.h>
 | 
			
		||||
#include <linux/pci_ids.h>
 | 
			
		||||
#include <linux/pci_regs.h>
 | 
			
		||||
 | 
			
		||||
#include <asm/delay.h>
 | 
			
		||||
#include <asm/bootinfo.h>
 | 
			
		||||
 | 
			
		||||
#include <asm/mach-adm5120/adm5120_info.h>
 | 
			
		||||
#include <asm/mach-adm5120/adm5120_defs.h>
 | 
			
		||||
#include <asm/mach-adm5120/adm5120_irq.h>
 | 
			
		||||
 | 
			
		||||
struct adm5120_pci_irq {
 | 
			
		||||
	u8	slot;
 | 
			
		||||
	u8	func;
 | 
			
		||||
	u8	pin;
 | 
			
		||||
	unsigned irq;
 | 
			
		||||
};
 | 
			
		||||
 | 
			
		||||
#define PCIIRQ(s,f,p,i) { 	\
 | 
			
		||||
	.slot = (s),		\
 | 
			
		||||
	.func = (f),		\
 | 
			
		||||
	.pin  = (p),		\
 | 
			
		||||
	.irq  = (i)		\
 | 
			
		||||
	}
 | 
			
		||||
 | 
			
		||||
static struct adm5120_pci_irq default_pci_irqs[] __initdata = {
 | 
			
		||||
	PCIIRQ(2, 0, 1, ADM5120_IRQ_PCI0),
 | 
			
		||||
};
 | 
			
		||||
 | 
			
		||||
static struct adm5120_pci_irq rb1xx_pci_irqs[] __initdata = {
 | 
			
		||||
	PCIIRQ(1, 0, 1, ADM5120_IRQ_PCI0),
 | 
			
		||||
	PCIIRQ(2, 0, 1, ADM5120_IRQ_PCI1),
 | 
			
		||||
	PCIIRQ(3, 0, 1, ADM5120_IRQ_PCI2)
 | 
			
		||||
};
 | 
			
		||||
 | 
			
		||||
static struct adm5120_pci_irq cas771_pci_irqs[] __initdata = {
 | 
			
		||||
	PCIIRQ(2, 0, 1, ADM5120_IRQ_PCI0),
 | 
			
		||||
	PCIIRQ(3, 0, 1, ADM5120_IRQ_PCI1),
 | 
			
		||||
	PCIIRQ(3, 2, 3, ADM5120_IRQ_PCI2)
 | 
			
		||||
};
 | 
			
		||||
 | 
			
		||||
static struct adm5120_pci_irq np28g_pci_irqs[] __initdata = {
 | 
			
		||||
	PCIIRQ(2, 0, 1, ADM5120_IRQ_PCI0),
 | 
			
		||||
	PCIIRQ(3, 0, 1, ADM5120_IRQ_PCI0),
 | 
			
		||||
	PCIIRQ(3, 1, 2, ADM5120_IRQ_PCI1),
 | 
			
		||||
	PCIIRQ(3, 2, 3, ADM5120_IRQ_PCI2)
 | 
			
		||||
};
 | 
			
		||||
 | 
			
		||||
#define GETMAP(n) do { 				\
 | 
			
		||||
		nr_irqs = ARRAY_SIZE(n ## _pci_irqs); 	\
 | 
			
		||||
		p = n ## _pci_irqs;			\
 | 
			
		||||
	} while (0)
 | 
			
		||||
 | 
			
		||||
int __init pcibios_map_irq(struct pci_dev *dev, u8 slot, u8 pin)
 | 
			
		||||
{
 | 
			
		||||
	struct adm5120_pci_irq	*p;
 | 
			
		||||
	int nr_irqs;
 | 
			
		||||
	int i;
 | 
			
		||||
	int irq;
 | 
			
		||||
 | 
			
		||||
	irq = -1;
 | 
			
		||||
	if (slot < 1 || slot > 3) {
 | 
			
		||||
		printk(KERN_ALERT "PCI: slot number %u is not supported\n",
 | 
			
		||||
			slot);
 | 
			
		||||
		goto out;
 | 
			
		||||
	}
 | 
			
		||||
 | 
			
		||||
	GETMAP(default);
 | 
			
		||||
 | 
			
		||||
	switch (mips_machtype) {
 | 
			
		||||
	case MACH_ADM5120_RB_111:
 | 
			
		||||
	case MACH_ADM5120_RB_112:
 | 
			
		||||
	case MACH_ADM5120_RB_133:
 | 
			
		||||
	case MACH_ADM5120_RB_133C:
 | 
			
		||||
	case MACH_ADM5120_RB_153:
 | 
			
		||||
		GETMAP(rb1xx);
 | 
			
		||||
		break;
 | 
			
		||||
	case MACH_ADM5120_NP28G:
 | 
			
		||||
		GETMAP(np28g);
 | 
			
		||||
		break;
 | 
			
		||||
	case MACH_ADM5120_P335:
 | 
			
		||||
	case MACH_ADM5120_P334WT:
 | 
			
		||||
		/* using default mapping */
 | 
			
		||||
		break;
 | 
			
		||||
	case MACH_ADM5120_CAS771:
 | 
			
		||||
		GETMAP(cas771);
 | 
			
		||||
		break;
 | 
			
		||||
 | 
			
		||||
	case MACH_ADM5120_NP27G:
 | 
			
		||||
	case MACH_ADM5120_NP28GHS:
 | 
			
		||||
	case MACH_ADM5120_WP54AG:
 | 
			
		||||
	case MACH_ADM5120_WP54G:
 | 
			
		||||
	case MACH_ADM5120_WP54G_WRT:
 | 
			
		||||
	case MACH_ADM5120_WPP54AG:
 | 
			
		||||
	case MACH_ADM5120_WPP54G:
 | 
			
		||||
	default:
 | 
			
		||||
		printk(KERN_ALERT "PCI: irq map is unknown, using defaults.\n");
 | 
			
		||||
		break;
 | 
			
		||||
	}
 | 
			
		||||
 | 
			
		||||
	for (i=0; i<nr_irqs; i++, p++) {
 | 
			
		||||
		if ((p->slot == slot) && (PCI_FUNC(dev->devfn) == p->func) &&
 | 
			
		||||
		    (p->pin == pin)) {
 | 
			
		||||
			irq = p->irq;
 | 
			
		||||
			break;
 | 
			
		||||
		}
 | 
			
		||||
	}
 | 
			
		||||
 | 
			
		||||
	if (irq < 0) {
 | 
			
		||||
		printk(KERN_ALERT "PCI: no irq found for %s pin:%u\n",
 | 
			
		||||
			pci_name(dev), pin);
 | 
			
		||||
	} else {
 | 
			
		||||
		printk(KERN_INFO "PCI: mapping irq for %s pin:%u, irq:%d\n",
 | 
			
		||||
			pci_name(dev), pin, irq);
 | 
			
		||||
	}
 | 
			
		||||
 | 
			
		||||
out:
 | 
			
		||||
	return irq;
 | 
			
		||||
}
 | 
			
		||||
 | 
			
		||||
static void adm5120_pci_fixup(struct pci_dev *dev)
 | 
			
		||||
{
 | 
			
		||||
	if (dev->devfn != 0)
 | 
			
		||||
		return;
 | 
			
		||||
 | 
			
		||||
	/* setup COMMAND register */
 | 
			
		||||
	pci_write_config_word(dev, PCI_COMMAND,
 | 
			
		||||
		(PCI_COMMAND_IO | PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER));
 | 
			
		||||
 | 
			
		||||
	/* setup CACHE_LINE_SIZE register */
 | 
			
		||||
	pci_write_config_byte(dev, PCI_CACHE_LINE_SIZE, 4);
 | 
			
		||||
 | 
			
		||||
	/* setting up BARS */
 | 
			
		||||
	pci_write_config_dword(dev, PCI_BASE_ADDRESS_0, 0);
 | 
			
		||||
	pci_write_config_dword(dev, PCI_BASE_ADDRESS_1, 0);
 | 
			
		||||
}
 | 
			
		||||
 | 
			
		||||
DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_ADMTEK, PCI_DEVICE_ID_ADMTEK_ADM5120,
 | 
			
		||||
	adm5120_pci_fixup);
 | 
			
		||||
 | 
			
		||||
int pcibios_plat_dev_init(struct pci_dev *dev)
 | 
			
		||||
{
 | 
			
		||||
	return 0;
 | 
			
		||||
}
 | 
			
		||||
 | 
			
		||||
@@ -1,143 +0,0 @@
 | 
			
		||||
/*
 | 
			
		||||
 *  $Id$
 | 
			
		||||
 *
 | 
			
		||||
 *  ADM5120 specific PCI operations
 | 
			
		||||
 *
 | 
			
		||||
 *  Copyright (C) ADMtek Incorporated.
 | 
			
		||||
 *  Copyright (C) 2005 Jeroen Vreeken (pe1rxq@amsat.org)
 | 
			
		||||
 *  Copyright (C) 2007 Gabor Juhos <juhosg at openwrt.org>
 | 
			
		||||
 *  Copyright (C) 2007 OpenWrt.org
 | 
			
		||||
 *
 | 
			
		||||
 *  This program is free software; you can redistribute it and/or
 | 
			
		||||
 *  modify it under the terms of the GNU General Public License
 | 
			
		||||
 *  as published by the Free Software Foundation; either version 2
 | 
			
		||||
 *  of the License, or (at your option) any later version.
 | 
			
		||||
 *
 | 
			
		||||
 *  This program is distributed in the hope that it will be useful,
 | 
			
		||||
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 | 
			
		||||
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 | 
			
		||||
 *  GNU General Public License for more details.
 | 
			
		||||
 *
 | 
			
		||||
 *  You should have received a copy of the GNU General Public License
 | 
			
		||||
 *  along with this program; if not, write to the
 | 
			
		||||
 *  Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor,
 | 
			
		||||
 *  Boston, MA  02110-1301, USA.
 | 
			
		||||
 *
 | 
			
		||||
 */
 | 
			
		||||
 | 
			
		||||
#include <linux/types.h>
 | 
			
		||||
#include <linux/kernel.h>
 | 
			
		||||
#include <linux/pci.h>
 | 
			
		||||
#include <linux/spinlock.h>
 | 
			
		||||
 | 
			
		||||
#include <asm/mach-adm5120/adm5120_defs.h>
 | 
			
		||||
 | 
			
		||||
#define DEBUG	0
 | 
			
		||||
#if DEBUG
 | 
			
		||||
#define DBG(f, ...) printk(f, ## __VA_ARGS__ )
 | 
			
		||||
#else
 | 
			
		||||
#define DBG(f, ...)
 | 
			
		||||
#endif
 | 
			
		||||
 | 
			
		||||
#define PCI_ENABLE 0x80000000
 | 
			
		||||
 | 
			
		||||
static spinlock_t pci_lock = SPIN_LOCK_UNLOCKED;
 | 
			
		||||
 | 
			
		||||
static inline void write_cfgaddr(u32 addr)
 | 
			
		||||
{
 | 
			
		||||
	*(volatile u32*)KSEG1ADDR(ADM5120_PCICFG_ADDR) = (addr | PCI_ENABLE);
 | 
			
		||||
}
 | 
			
		||||
 | 
			
		||||
static inline void write_cfgdata(u32 data)
 | 
			
		||||
{
 | 
			
		||||
	*(volatile u32*)KSEG1ADDR(ADM5120_PCICFG_DATA) = data;
 | 
			
		||||
 | 
			
		||||
}
 | 
			
		||||
 | 
			
		||||
static inline u32 read_cfgdata(void)
 | 
			
		||||
{
 | 
			
		||||
	return (*(volatile u32*)KSEG1ADDR(ADM5120_PCICFG_DATA));
 | 
			
		||||
}
 | 
			
		||||
 | 
			
		||||
static inline u32 mkaddr(struct pci_bus *bus, unsigned int devfn, int where)
 | 
			
		||||
{
 | 
			
		||||
	return (((bus->number & 0xFF) << 16) | ((devfn & 0xFF) << 8) | \
 | 
			
		||||
		(where & 0xFC));
 | 
			
		||||
}
 | 
			
		||||
 | 
			
		||||
static int pci_config_read(struct pci_bus *bus, unsigned int devfn, int where,
 | 
			
		||||
                           int size, u32 *val)
 | 
			
		||||
{
 | 
			
		||||
	unsigned long flags;
 | 
			
		||||
	u32 data;
 | 
			
		||||
 | 
			
		||||
	spin_lock_irqsave(&pci_lock, flags);
 | 
			
		||||
	write_cfgaddr(mkaddr(bus,devfn,where));
 | 
			
		||||
	data = read_cfgdata();	
 | 
			
		||||
 | 
			
		||||
	DBG("PCI: cfg_read  %02u.%02u.%01u/%02X:%01d, cfg:0x%08X",
 | 
			
		||||
		bus->number, PCI_SLOT(devfn), PCI_FUNC(devfn), where, size, data);
 | 
			
		||||
 | 
			
		||||
	switch (size) {
 | 
			
		||||
	case 1:
 | 
			
		||||
		if (where & 1)
 | 
			
		||||
			data >>= 8;
 | 
			
		||||
		if (where & 2)
 | 
			
		||||
			data >>= 16;
 | 
			
		||||
		data &= 0xFF;
 | 
			
		||||
		break;
 | 
			
		||||
	case 2:
 | 
			
		||||
		if (where & 2)
 | 
			
		||||
			data >>= 16;
 | 
			
		||||
		data &= 0xFFFF;
 | 
			
		||||
		break;
 | 
			
		||||
	}
 | 
			
		||||
 | 
			
		||||
	*val = data;
 | 
			
		||||
	DBG(", 0x%08X returned\n", data);
 | 
			
		||||
	spin_unlock_irqrestore(&pci_lock, flags);
 | 
			
		||||
	
 | 
			
		||||
	return PCIBIOS_SUCCESSFUL;
 | 
			
		||||
}
 | 
			
		||||
 | 
			
		||||
static int pci_config_write(struct pci_bus *bus, unsigned int devfn, int where,
 | 
			
		||||
                            int size, u32 val)
 | 
			
		||||
{
 | 
			
		||||
	unsigned long flags;
 | 
			
		||||
	u32 data;
 | 
			
		||||
	int s;
 | 
			
		||||
 | 
			
		||||
	spin_lock_irqsave(&pci_lock, flags);
 | 
			
		||||
	write_cfgaddr(mkaddr(bus,devfn,where));
 | 
			
		||||
	data = read_cfgdata();
 | 
			
		||||
 | 
			
		||||
	DBG("PCI: cfg_write %02u.%02u.%01u/%02X:%01d, cfg:0x%08X",
 | 
			
		||||
		bus->number, PCI_SLOT(devfn), PCI_FUNC(devfn), where, size, data);
 | 
			
		||||
	    
 | 
			
		||||
	switch (size) {
 | 
			
		||||
	case 1:
 | 
			
		||||
		s = ((where & 3) << 3);
 | 
			
		||||
		data &= ~(0xFF << s);
 | 
			
		||||
		data |= ((val & 0xFF) << s);
 | 
			
		||||
		break;
 | 
			
		||||
	case 2:
 | 
			
		||||
		s = ((where & 2) << 4);
 | 
			
		||||
		data &= ~(0xFFFF << s);
 | 
			
		||||
		data |= ((val & 0xFFFF) << s);
 | 
			
		||||
		break;
 | 
			
		||||
	case 4:
 | 
			
		||||
		data = val;
 | 
			
		||||
		break;
 | 
			
		||||
	}
 | 
			
		||||
 | 
			
		||||
	write_cfgdata(data);
 | 
			
		||||
	DBG(", 0x%08X written\n", data);
 | 
			
		||||
	spin_unlock_irqrestore(&pci_lock, flags);
 | 
			
		||||
 | 
			
		||||
	return PCIBIOS_SUCCESSFUL;
 | 
			
		||||
}
 | 
			
		||||
 | 
			
		||||
struct pci_ops adm5120_pci_ops = {
 | 
			
		||||
	.read	= pci_config_read,
 | 
			
		||||
	.write	= pci_config_write,
 | 
			
		||||
};
 | 
			
		||||
@@ -25,15 +25,283 @@
 | 
			
		||||
 *
 | 
			
		||||
 */
 | 
			
		||||
#include <linux/types.h>
 | 
			
		||||
#include <linux/pci.h>
 | 
			
		||||
#include <linux/kernel.h>
 | 
			
		||||
#include <linux/init.h>
 | 
			
		||||
#include <linux/spinlock.h>
 | 
			
		||||
 | 
			
		||||
#include <asm/mach-adm5120/adm5120_info.h>
 | 
			
		||||
#include <asm/mach-adm5120/adm5120_defs.h>
 | 
			
		||||
#include <asm/mach-adm5120/adm5120_irq.h>
 | 
			
		||||
#include <linux/pci.h>
 | 
			
		||||
#include <linux/pci_ids.h>
 | 
			
		||||
#include <linux/pci_regs.h>
 | 
			
		||||
 | 
			
		||||
extern struct pci_ops adm5120_pci_ops;
 | 
			
		||||
#include <asm/io.h>
 | 
			
		||||
#include <asm/delay.h>
 | 
			
		||||
#include <asm/bootinfo.h>
 | 
			
		||||
 | 
			
		||||
#include <adm5120_defs.h>
 | 
			
		||||
#include <adm5120_info.h>
 | 
			
		||||
#include <adm5120_defs.h>
 | 
			
		||||
#include <adm5120_irq.h>
 | 
			
		||||
 | 
			
		||||
#undef DEBUG
 | 
			
		||||
 | 
			
		||||
#ifdef DEBUG
 | 
			
		||||
#define DBG(f, a...)	printk(KERN_DEBUG f, ## a )
 | 
			
		||||
#else
 | 
			
		||||
#define DBG(f, a...)	do {} while (0)
 | 
			
		||||
#endif
 | 
			
		||||
 | 
			
		||||
#define PCI_ENABLE 0x80000000
 | 
			
		||||
 | 
			
		||||
static spinlock_t pci_lock = SPIN_LOCK_UNLOCKED;
 | 
			
		||||
 | 
			
		||||
/* -------------------------------------------------------------------------*/
 | 
			
		||||
 | 
			
		||||
static inline void write_cfgaddr(u32 addr)
 | 
			
		||||
{
 | 
			
		||||
	__raw_writel((addr | PCI_ENABLE),
 | 
			
		||||
		(void __iomem *)(KSEG1ADDR(ADM5120_PCICFG_ADDR)));
 | 
			
		||||
}
 | 
			
		||||
 | 
			
		||||
static inline void write_cfgdata(u32 data)
 | 
			
		||||
{
 | 
			
		||||
	__raw_writel(data, (void __iomem *)KSEG1ADDR(ADM5120_PCICFG_DATA));
 | 
			
		||||
}
 | 
			
		||||
 | 
			
		||||
static inline u32 read_cfgdata(void)
 | 
			
		||||
{
 | 
			
		||||
	return __raw_readl((void __iomem *)KSEG1ADDR(ADM5120_PCICFG_DATA));
 | 
			
		||||
}
 | 
			
		||||
 | 
			
		||||
static inline u32 mkaddr(struct pci_bus *bus, unsigned int devfn, int where)
 | 
			
		||||
{
 | 
			
		||||
	return (((bus->number & 0xFF) << 16) | ((devfn & 0xFF) << 8) | \
 | 
			
		||||
		(where & 0xFC));
 | 
			
		||||
}
 | 
			
		||||
 | 
			
		||||
/* -------------------------------------------------------------------------*/
 | 
			
		||||
 | 
			
		||||
static int pci_config_read(struct pci_bus *bus, unsigned int devfn, int where,
 | 
			
		||||
		int size, u32 *val)
 | 
			
		||||
{
 | 
			
		||||
	unsigned long flags;
 | 
			
		||||
	u32 data;
 | 
			
		||||
 | 
			
		||||
	spin_lock_irqsave(&pci_lock, flags);
 | 
			
		||||
 | 
			
		||||
	write_cfgaddr(mkaddr(bus,devfn,where));
 | 
			
		||||
	data = read_cfgdata();
 | 
			
		||||
 | 
			
		||||
	DBG("PCI: cfg_read  %02u.%02u.%01u/%02X:%01d, cfg:0x%08X",
 | 
			
		||||
		bus->number, PCI_SLOT(devfn), PCI_FUNC(devfn),
 | 
			
		||||
		where, size, data);
 | 
			
		||||
 | 
			
		||||
	switch (size) {
 | 
			
		||||
	case 1:
 | 
			
		||||
		if (where & 1)
 | 
			
		||||
			data >>= 8;
 | 
			
		||||
		if (where & 2)
 | 
			
		||||
			data >>= 16;
 | 
			
		||||
		data &= 0xFF;
 | 
			
		||||
		break;
 | 
			
		||||
	case 2:
 | 
			
		||||
		if (where & 2)
 | 
			
		||||
			data >>= 16;
 | 
			
		||||
		data &= 0xFFFF;
 | 
			
		||||
		break;
 | 
			
		||||
	}
 | 
			
		||||
 | 
			
		||||
	*val = data;
 | 
			
		||||
	DBG(", 0x%08X returned\n", data);
 | 
			
		||||
 | 
			
		||||
	spin_unlock_irqrestore(&pci_lock, flags);
 | 
			
		||||
 | 
			
		||||
	return PCIBIOS_SUCCESSFUL;
 | 
			
		||||
}
 | 
			
		||||
 | 
			
		||||
static int pci_config_write(struct pci_bus *bus, unsigned int devfn, int where,
 | 
			
		||||
		int size, u32 val)
 | 
			
		||||
{
 | 
			
		||||
	unsigned long flags;
 | 
			
		||||
	u32 data;
 | 
			
		||||
	int s;
 | 
			
		||||
 | 
			
		||||
	spin_lock_irqsave(&pci_lock, flags);
 | 
			
		||||
 | 
			
		||||
	write_cfgaddr(mkaddr(bus,devfn,where));
 | 
			
		||||
	data = read_cfgdata();
 | 
			
		||||
 | 
			
		||||
	DBG("PCI: cfg_write %02u.%02u.%01u/%02X:%01d, cfg:0x%08X",
 | 
			
		||||
		bus->number, PCI_SLOT(devfn), PCI_FUNC(devfn),
 | 
			
		||||
		where, size, data);
 | 
			
		||||
 | 
			
		||||
	switch (size) {
 | 
			
		||||
	case 1:
 | 
			
		||||
		s = ((where & 3) << 3);
 | 
			
		||||
		data &= ~(0xFF << s);
 | 
			
		||||
		data |= ((val & 0xFF) << s);
 | 
			
		||||
		break;
 | 
			
		||||
	case 2:
 | 
			
		||||
		s = ((where & 2) << 4);
 | 
			
		||||
		data &= ~(0xFFFF << s);
 | 
			
		||||
		data |= ((val & 0xFFFF) << s);
 | 
			
		||||
		break;
 | 
			
		||||
	case 4:
 | 
			
		||||
		data = val;
 | 
			
		||||
		break;
 | 
			
		||||
	}
 | 
			
		||||
 | 
			
		||||
	write_cfgdata(data);
 | 
			
		||||
	DBG(", 0x%08X written\n", data);
 | 
			
		||||
 | 
			
		||||
	spin_unlock_irqrestore(&pci_lock, flags);
 | 
			
		||||
 | 
			
		||||
	return PCIBIOS_SUCCESSFUL;
 | 
			
		||||
}
 | 
			
		||||
 | 
			
		||||
struct pci_ops adm5120_pci_ops = {
 | 
			
		||||
	.read	= pci_config_read,
 | 
			
		||||
	.write	= pci_config_write,
 | 
			
		||||
};
 | 
			
		||||
 | 
			
		||||
/* -------------------------------------------------------------------------*/
 | 
			
		||||
 | 
			
		||||
static void adm5120_pci_fixup(struct pci_dev *dev)
 | 
			
		||||
{
 | 
			
		||||
	if (dev->devfn != 0)
 | 
			
		||||
		return;
 | 
			
		||||
 | 
			
		||||
	/* setup COMMAND register */
 | 
			
		||||
	pci_write_config_word(dev, PCI_COMMAND,
 | 
			
		||||
		(PCI_COMMAND_IO | PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER));
 | 
			
		||||
 | 
			
		||||
	/* setup CACHE_LINE_SIZE register */
 | 
			
		||||
	pci_write_config_byte(dev, PCI_CACHE_LINE_SIZE, 4);
 | 
			
		||||
 | 
			
		||||
	/* setup BARS */
 | 
			
		||||
	pci_write_config_dword(dev, PCI_BASE_ADDRESS_0, 0);
 | 
			
		||||
	pci_write_config_dword(dev, PCI_BASE_ADDRESS_1, 0);
 | 
			
		||||
}
 | 
			
		||||
 | 
			
		||||
DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_ADMTEK, PCI_DEVICE_ID_ADMTEK_ADM5120,
 | 
			
		||||
	adm5120_pci_fixup);
 | 
			
		||||
 | 
			
		||||
/* -------------------------------------------------------------------------*/
 | 
			
		||||
 | 
			
		||||
struct adm5120_pci_irq {
 | 
			
		||||
	u8	slot;
 | 
			
		||||
	u8	func;
 | 
			
		||||
	u8	pin;
 | 
			
		||||
	unsigned irq;
 | 
			
		||||
};
 | 
			
		||||
 | 
			
		||||
#define PCIIRQ(s,f,p,i) { 	\
 | 
			
		||||
	.slot = (s),		\
 | 
			
		||||
	.func = (f),		\
 | 
			
		||||
	.pin  = (p),		\
 | 
			
		||||
	.irq  = (i)		\
 | 
			
		||||
	}
 | 
			
		||||
 | 
			
		||||
static struct adm5120_pci_irq default_pci_irqs[] __initdata = {
 | 
			
		||||
	PCIIRQ(2, 0, 1, ADM5120_IRQ_PCI0),
 | 
			
		||||
};
 | 
			
		||||
 | 
			
		||||
static struct adm5120_pci_irq rb1xx_pci_irqs[] __initdata = {
 | 
			
		||||
	PCIIRQ(1, 0, 1, ADM5120_IRQ_PCI0),
 | 
			
		||||
	PCIIRQ(2, 0, 1, ADM5120_IRQ_PCI1),
 | 
			
		||||
	PCIIRQ(3, 0, 1, ADM5120_IRQ_PCI2)
 | 
			
		||||
};
 | 
			
		||||
 | 
			
		||||
static struct adm5120_pci_irq cas771_pci_irqs[] __initdata = {
 | 
			
		||||
	PCIIRQ(2, 0, 1, ADM5120_IRQ_PCI0),
 | 
			
		||||
	PCIIRQ(3, 0, 1, ADM5120_IRQ_PCI1),
 | 
			
		||||
	PCIIRQ(3, 2, 3, ADM5120_IRQ_PCI2)
 | 
			
		||||
};
 | 
			
		||||
 | 
			
		||||
static struct adm5120_pci_irq np28g_pci_irqs[] __initdata = {
 | 
			
		||||
	PCIIRQ(2, 0, 1, ADM5120_IRQ_PCI0),
 | 
			
		||||
	PCIIRQ(3, 0, 1, ADM5120_IRQ_PCI0),
 | 
			
		||||
	PCIIRQ(3, 1, 2, ADM5120_IRQ_PCI1),
 | 
			
		||||
	PCIIRQ(3, 2, 3, ADM5120_IRQ_PCI2)
 | 
			
		||||
};
 | 
			
		||||
 | 
			
		||||
#define GETMAP(n) do { 				\
 | 
			
		||||
		nr_irqs = ARRAY_SIZE(n ## _pci_irqs); 	\
 | 
			
		||||
		p = n ## _pci_irqs;			\
 | 
			
		||||
	} while (0)
 | 
			
		||||
 | 
			
		||||
int __init pcibios_map_irq(struct pci_dev *dev, u8 slot, u8 pin)
 | 
			
		||||
{
 | 
			
		||||
	struct adm5120_pci_irq	*p;
 | 
			
		||||
	int nr_irqs;
 | 
			
		||||
	int i;
 | 
			
		||||
	int irq;
 | 
			
		||||
 | 
			
		||||
	irq = -1;
 | 
			
		||||
	if (slot < 1 || slot > 3) {
 | 
			
		||||
		printk(KERN_ALERT "PCI: slot number %u is not supported\n",
 | 
			
		||||
			slot);
 | 
			
		||||
		goto out;
 | 
			
		||||
	}
 | 
			
		||||
 | 
			
		||||
	GETMAP(default);
 | 
			
		||||
 | 
			
		||||
	switch (mips_machtype) {
 | 
			
		||||
	case MACH_ADM5120_RB_111:
 | 
			
		||||
	case MACH_ADM5120_RB_112:
 | 
			
		||||
	case MACH_ADM5120_RB_133:
 | 
			
		||||
	case MACH_ADM5120_RB_133C:
 | 
			
		||||
	case MACH_ADM5120_RB_153:
 | 
			
		||||
		GETMAP(rb1xx);
 | 
			
		||||
		break;
 | 
			
		||||
	case MACH_ADM5120_NP28G:
 | 
			
		||||
		GETMAP(np28g);
 | 
			
		||||
		break;
 | 
			
		||||
	case MACH_ADM5120_P335:
 | 
			
		||||
	case MACH_ADM5120_P334WT:
 | 
			
		||||
		/* using default mapping */
 | 
			
		||||
		break;
 | 
			
		||||
	case MACH_ADM5120_CAS771:
 | 
			
		||||
		GETMAP(cas771);
 | 
			
		||||
		break;
 | 
			
		||||
 | 
			
		||||
	case MACH_ADM5120_NP27G:
 | 
			
		||||
	case MACH_ADM5120_NP28GHS:
 | 
			
		||||
	case MACH_ADM5120_WP54AG:
 | 
			
		||||
	case MACH_ADM5120_WP54G:
 | 
			
		||||
	case MACH_ADM5120_WP54G_WRT:
 | 
			
		||||
	case MACH_ADM5120_WPP54AG:
 | 
			
		||||
	case MACH_ADM5120_WPP54G:
 | 
			
		||||
	default:
 | 
			
		||||
		printk(KERN_ALERT "PCI: irq map is unknown, using defaults.\n");
 | 
			
		||||
		break;
 | 
			
		||||
	}
 | 
			
		||||
 | 
			
		||||
	for (i = 0; i < nr_irqs; i++, p++) {
 | 
			
		||||
		if ((p->slot == slot) && (PCI_FUNC(dev->devfn) == p->func) &&
 | 
			
		||||
		    (p->pin == pin)) {
 | 
			
		||||
			irq = p->irq;
 | 
			
		||||
			break;
 | 
			
		||||
		}
 | 
			
		||||
	}
 | 
			
		||||
 | 
			
		||||
	if (irq < 0) {
 | 
			
		||||
		printk(KERN_ALERT "PCI: no irq found for %s pin:%u\n",
 | 
			
		||||
			pci_name(dev), pin);
 | 
			
		||||
	} else {
 | 
			
		||||
		printk(KERN_INFO "PCI: mapping irq for %s pin:%u, irq:%d\n",
 | 
			
		||||
			pci_name(dev), pin, irq);
 | 
			
		||||
	}
 | 
			
		||||
 | 
			
		||||
out:
 | 
			
		||||
	return irq;
 | 
			
		||||
}
 | 
			
		||||
 | 
			
		||||
int pcibios_plat_dev_init(struct pci_dev *dev)
 | 
			
		||||
{
 | 
			
		||||
	return 0;
 | 
			
		||||
}
 | 
			
		||||
 | 
			
		||||
/* -------------------------------------------------------------------------*/
 | 
			
		||||
 | 
			
		||||
static struct resource pci_io_resource = {
 | 
			
		||||
	.name	= "ADM5120 PCI I/O",
 | 
			
		||||
@@ -61,7 +329,8 @@ static int __init adm5120_pci_setup(void)
 | 
			
		||||
 | 
			
		||||
	pci_bios = adm5120_has_pci();
 | 
			
		||||
 | 
			
		||||
	printk("adm5120: system has %sPCI BIOS\n", pci_bios ? "" : "no ");
 | 
			
		||||
	printk(KERN_INFO "adm5120: system has %sPCI BIOS\n",
 | 
			
		||||
		pci_bios ? "" : "no ");
 | 
			
		||||
	if (pci_bios == 0)
 | 
			
		||||
		return -1;
 | 
			
		||||
 | 
			
		||||
 
 | 
			
		||||
@@ -6,7 +6,7 @@ Index: linux-2.6.22.1/arch/mips/pci/Makefile
 | 
			
		||||
 obj-$(CONFIG_VICTOR_MPC30X)	+= fixup-mpc30x.o
 | 
			
		||||
 obj-$(CONFIG_ZAO_CAPCELLA)	+= fixup-capcella.o
 | 
			
		||||
 obj-$(CONFIG_WR_PPMC)		+= fixup-wrppmc.o
 | 
			
		||||
+obj-$(CONFIG_PCI_ADM5120)	+= fixup-adm5120.o ops-adm5120.o pci-adm5120.o
 | 
			
		||||
+obj-$(CONFIG_PCI_ADM5120)	+= pci-adm5120.o
 | 
			
		||||
Index: linux-2.6.22.1/include/linux/pci_ids.h
 | 
			
		||||
===================================================================
 | 
			
		||||
--- linux-2.6.22.1.orig/include/linux/pci_ids.h
 | 
			
		||||
 
 | 
			
		||||
		Reference in New Issue
	
	Block a user