domenico/openwrt_NSS_ACW
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

ar71xx: enable SGMII fixup on Mikrotik wAP AC

Browse Source 
fixes intermittent loss of connectivity on 1Gbit port, with log message:
> 803x_aneg_done: SGMII link is not ok

Thanks to David Bauer for pointing me in the right direction.
I just had to figure out the right bus_id, which you find in this log:
> ag71xx ag71xx.1: connected to PHY at gpio-1:00 [uid=004dd074,
  driver=Atheros 8031 ethernet]

Fixes FS#2236

Signed-off-by: Etienne Champetier <champetier.etienne@gmail.com>
[Wrapped commit message - Fixed whitespace erors]
Signed-off-by: David Bauer <mail@david-bauer.net>
(cherry picked from commit 2a7519e29d)
This commit is contained in:
Etienne Champetier
2019-07-13 19:43:28 -07:00
committed by David Bauer
parent 4022035aaf
commit 76a4c93f9d
1 changed files with 16 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

16
target/linux/ar71xx/files/arch/mips/ath79/mach-rbspi.c
View File

@@ -512,6 +512,18 @@ static struct platform_device rbwapgsc_phy_device = {
}, },
}; };
static struct at803x_platform_data rbwapgsc_at803x_data = {
.override_sgmii_aneg = 1,
};
static struct mdio_board_info rbwapgsc_mdio_info[] = {
{
.bus_id = "gpio-1",
.mdio_addr = RBWAPGSC_MDIO_PHYADDR,
.platform_data = &rbwapgsc_at803x_data,
},
};
/* RB911L GPIOs */ /* RB911L GPIOs */
#define RB911L_GPIO_BTN_RESET 15 #define RB911L_GPIO_BTN_RESET 15
#define RB911L_GPIO_LED_1 13 #define RB911L_GPIO_LED_1 13
@@ -1106,10 +1118,14 @@ static void __init rbwapgsc_setup(void)
platform_device_register(&rbwapgsc_phy_device); platform_device_register(&rbwapgsc_phy_device);
mdiobus_register_board_info(rbwapgsc_mdio_info,
ARRAY_SIZE(rbwapgsc_mdio_info));
ath79_init_mac(ath79_eth1_data.mac_addr, ath79_mac_base, 0); ath79_init_mac(ath79_eth1_data.mac_addr, ath79_mac_base, 0);
ath79_eth1_data.mii_bus_dev = &rbwapgsc_phy_device.dev; ath79_eth1_data.mii_bus_dev = &rbwapgsc_phy_device.dev;
ath79_eth1_data.phy_if_mode = PHY_INTERFACE_MODE_SGMII; ath79_eth1_data.phy_if_mode = PHY_INTERFACE_MODE_SGMII;
ath79_eth1_data.phy_mask = BIT(RBWAPGSC_MDIO_PHYADDR); ath79_eth1_data.phy_mask = BIT(RBWAPGSC_MDIO_PHYADDR);
ath79_eth1_data.enable_sgmii_fixup = 1;
ath79_eth1_pll_data.pll_1000 = 0x03000101; ath79_eth1_pll_data.pll_1000 = 0x03000101;
ath79_eth1_pll_data.pll_100 = 0x80000101; ath79_eth1_pll_data.pll_100 = 0x80000101;
ath79_eth1_pll_data.pll_10 = 0x80001313; ath79_eth1_pll_data.pll_10 = 0x80001313;