41
									
								
								package/boot/uboot-mediatek/Makefile
									
									
									
									
									
										Normal file
									
								
							
							
						
						
									
										41
									
								
								package/boot/uboot-mediatek/Makefile
									
									
									
									
									
										Normal file
									
								
							| @@ -0,0 +1,41 @@ | ||||
| include $(TOPDIR)/rules.mk | ||||
| include $(INCLUDE_DIR)/kernel.mk | ||||
|  | ||||
| PKG_VERSION:=2020.04 | ||||
| PKG_RELEASE:=1 | ||||
| PKG_HASH:=fe732aaf037d9cc3c0909bad8362af366ae964bbdac6913a34081ff4ad565372 | ||||
|  | ||||
| include $(INCLUDE_DIR)/u-boot.mk | ||||
| include $(INCLUDE_DIR)/package.mk | ||||
| include $(INCLUDE_DIR)/host-build.mk | ||||
|  | ||||
| define U-Boot/Default | ||||
|   BUILD_TARGET:=mediatek | ||||
|   UBOOT_IMAGE:=u-boot-mtk.bin | ||||
|   DEFAULT:=y | ||||
| endef | ||||
|  | ||||
| define U-Boot/mt7629 | ||||
|   NAME:=MT7629 | ||||
|   BUILD_SUBTARGET:=mt7629 | ||||
|   UBOOT_CONFIG:=mt7629_rfb | ||||
| endef | ||||
|  | ||||
| define U-Boot/mt7622 | ||||
|   NAME:=MT7622 | ||||
|   BUILD_SUBTARGET:=mt7622 | ||||
|   UBOOT_CONFIG:=mt7622_rfb | ||||
| endef | ||||
|  | ||||
| UBOOT_TARGETS := mt7629 mt7622 | ||||
|  | ||||
| UBOOT_MAKE_FLAGS += $(UBOOT_IMAGE) | ||||
|  | ||||
| Build/Exports:=$(Host/Exports) | ||||
|  | ||||
| define Build/InstallDev | ||||
| 	$(INSTALL_DIR) $(STAGING_DIR_IMAGE) | ||||
| 	$(INSTALL_BIN) $(PKG_BUILD_DIR)/$(UBOOT_IMAGE) $(STAGING_DIR_IMAGE)/$(BUILD_VARIANT)-$(UBOOT_IMAGE) | ||||
| endef | ||||
|  | ||||
| $(eval $(call BuildPackage/U-Boot)) | ||||
										
											
												File diff suppressed because it is too large
												Load Diff
											
										
									
								
							
										
											
												File diff suppressed because it is too large
												Load Diff
											
										
									
								
							| @@ -0,0 +1,64 @@ | ||||
| From b1b3c3d2ce62872c8dec4a7d645af6b3c565e094 Mon Sep 17 00:00:00 2001 | ||||
| From: Sam Shih <sam.shih@mediatek.com> | ||||
| Date: Mon, 20 Apr 2020 17:11:32 +0800 | ||||
| Subject: [PATCH 2/3] mt7622 uboot: add dts and config for spi nand | ||||
|  | ||||
| This patch add dts and config for mt7622 spi nand | ||||
|  | ||||
| Signed-off-by: Xiangsheng Hou <xiangsheng.hou@mediatek.com> | ||||
| --- | ||||
|  arch/arm/dts/mt7622-rfb.dts |  6 ++++++ | ||||
|  arch/arm/dts/mt7622.dtsi    | 20 ++++++++++++++++++++ | ||||
|  2 files changed, 26 insertions(+) | ||||
|  | ||||
| diff --git a/arch/arm/dts/mt7622-rfb.dts b/arch/arm/dts/mt7622-rfb.dts | ||||
| index f05c3fe14d..05502bddec 100644 | ||||
| --- a/arch/arm/dts/mt7622-rfb.dts | ||||
| +++ b/arch/arm/dts/mt7622-rfb.dts | ||||
| @@ -143,6 +143,12 @@ | ||||
|  	}; | ||||
|  }; | ||||
|   | ||||
| +&nandc { | ||||
| +	pinctrl-names = "default"; | ||||
| +	pinctrl-0 = <&snfi_pins>; | ||||
| +	status = "okay"; | ||||
| +}; | ||||
| + | ||||
|  &uart0 { | ||||
|  	pinctrl-names = "default"; | ||||
|  	pinctrl-0 = <&uart0_pins>; | ||||
| diff --git a/arch/arm/dts/mt7622.dtsi b/arch/arm/dts/mt7622.dtsi | ||||
| index 1e8ec9b48b..63fdb63d4a 100644 | ||||
| --- a/arch/arm/dts/mt7622.dtsi | ||||
| +++ b/arch/arm/dts/mt7622.dtsi | ||||
| @@ -52,6 +52,26 @@ | ||||
|  		#size-cells = <0>; | ||||
|  	}; | ||||
|   | ||||
| +	nandc: nfi@1100d000 { | ||||
| +		compatible = "mediatek,mt7622-nfc"; | ||||
| +		reg = <0x1100d000 0x1000>, | ||||
| +		      <0x1100e000 0x1000>; | ||||
| +		interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_LOW>, | ||||
| +			     <GIC_SPI 95 IRQ_TYPE_LEVEL_LOW>; | ||||
| +		clocks = <&pericfg CLK_PERI_NFI_PD>, | ||||
| +			 <&pericfg CLK_PERI_NFIECC_PD>, | ||||
| +			 <&pericfg CLK_PERI_SNFI_PD>, | ||||
| +			 <&topckgen CLK_TOP_NFI_INFRA_SEL>, | ||||
| +			 <&topckgen CLK_TOP_UNIVPLL2_D8>; | ||||
| +		clock-names = "nfi_clk", | ||||
| +			      "ecc_clk", | ||||
| +			      "snfi_clk", | ||||
| +			      "spinfi_sel", | ||||
| +			      "spinfi_parent_50m"; | ||||
| +		nand-ecc-mode = "hw"; | ||||
| +		status = "disabled"; | ||||
| +	}; | ||||
| + | ||||
|  	timer { | ||||
|  		compatible = "arm,armv8-timer"; | ||||
|  		interrupt-parent = <&gic>; | ||||
| --  | ||||
| 2.17.1 | ||||
|  | ||||
| @@ -0,0 +1,38 @@ | ||||
| From e5745143a2984cf44fbfc0b3aedb49e57873f109 Mon Sep 17 00:00:00 2001 | ||||
| From: Sam Shih <sam.shih@mediatek.com> | ||||
| Date: Mon, 20 Apr 2020 17:17:04 +0800 | ||||
| Subject: [PATCH 3/3] configs: enable mtd and mtk_spi_nand in defconfig | ||||
|  | ||||
| This patch enable mtk and mtk_spi_nand in mt7622_rfb defconfig | ||||
|  | ||||
| Signed-off-by: Sam Shih <sam.shih@mediatek.com> | ||||
| --- | ||||
|  configs/mt7622_rfb_defconfig | 5 +++++ | ||||
|  1 file changed, 5 insertions(+) | ||||
|  | ||||
| diff --git a/configs/mt7622_rfb_defconfig b/configs/mt7622_rfb_defconfig | ||||
| index 1ce6ebdfeb..816126267b 100644 | ||||
| --- a/configs/mt7622_rfb_defconfig | ||||
| +++ b/configs/mt7622_rfb_defconfig | ||||
| @@ -13,6 +13,7 @@ CONFIG_DEFAULT_FDT_FILE="mt7622-rfb" | ||||
|  CONFIG_SYS_PROMPT="MT7622> " | ||||
|  CONFIG_CMD_BOOTMENU=y | ||||
|  CONFIG_CMD_MMC=y | ||||
| +CONFIG_CMD_NAND=y | ||||
|  CONFIG_CMD_SF_TEST=y | ||||
|  CONFIG_CMD_PING=y | ||||
|  CONFIG_CMD_SMC=y | ||||
| @@ -25,6 +26,10 @@ CONFIG_CLK=y | ||||
|  CONFIG_DM_MMC=y | ||||
|  CONFIG_MMC_HS200_SUPPORT=y | ||||
|  CONFIG_MMC_MTK=y | ||||
| +CONFIG_MTD=y | ||||
| +CONFIG_DM_MTD=y | ||||
| +CONFIG_MTK_SPI_NAND=y | ||||
| +CONFIG_MTD_RAW_NAND=y | ||||
|  CONFIG_DM_SPI_FLASH=y | ||||
|  CONFIG_SPI_FLASH_EON=y | ||||
|  CONFIG_SPI_FLASH_GIGADEVICE=y | ||||
| --  | ||||
| 2.17.1 | ||||
|  | ||||
		Reference in New Issue
	
	Block a user
	 John Crispin
					John Crispin