domenico/openwrt_NSS_ACW
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

ltq-deu: set correct control register for AES

Browse Source 
Some devices initialize AES during boot and AES works out of the box
and the correct endianess is set.
NDC means (No Danube Compatibility Mode) and the endianess setting has
no effect if its set to 0.
NDC 0: OFF ENDI bit cannot be written as in Danube
To make it work for other devices, the NDC control register needs to
be set to 1.

Signed-off-by: Daniel Kestrel <kestrel1974@t-online.de>
This commit is contained in:
Daniel Kestrel
2021-05-31 14:13:42 +02:00
committed by Hauke Mehrtens
parent 8dafa98bfb
commit c8967d6d12
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
package/kernel/lantiq/ltq-deu/src/ifxmips_deu_vr9.c
View File

@@ -107,7 +107,7 @@ void aes_chip_init (void)
// start crypto engine with write to ILR // start crypto engine with write to ILR
aes->controlr.SM = 1; aes->controlr.SM = 1;
aes->controlr.NDC = 0; aes->controlr.NDC = 1;
asm("sync"); asm("sync");
aes->controlr.ENDI = 1; aes->controlr.ENDI = 1;
asm("sync"); asm("sync");