6f1b89baba
Add multiple patch for krait-cc modernization and multiple fixup for the driver. Also modify a patch to enable the qsb fixed clock and add pxo to krait-cc node. Signed-off-by: Christian Marangi <ansuelsmth@gmail.com>
96 lines
2.7 KiB
Diff
96 lines
2.7 KiB
Diff
From bef5018abb7cf94efafdc05087b4c998891ae4ec Mon Sep 17 00:00:00 2001
|
|
From: Ansuel Smith <ansuelsmth@gmail.com>
|
|
Date: Mon, 17 Jan 2022 23:39:34 +0100
|
|
Subject: [PATCH v3 10/18] ARM: dts: qcom: add saw for l2 cache and kraitcc for
|
|
ipq8064
|
|
|
|
Add saw compatible for l2 cache and kraitcc node for ipq8064 dtsi.
|
|
Also declare clock-output-names for acc0 and acc1 and qsb fixed clock
|
|
for the secondary mux.
|
|
|
|
Signed-off-by: Ansuel Smith <ansuelsmth@gmail.com>
|
|
Tested-by: Jonathan McDowell <noodles@earth.li>
|
|
---
|
|
arch/arm/boot/dts/qcom-ipq8064.dtsi | 34 +++++++++++++++++++++++++++--
|
|
1 file changed, 32 insertions(+), 2 deletions(-)
|
|
|
|
--- a/arch/arm/boot/dts/qcom-ipq8064.dtsi
|
|
+++ b/arch/arm/boot/dts/qcom-ipq8064.dtsi
|
|
@@ -301,6 +301,12 @@
|
|
};
|
|
|
|
clocks {
|
|
+ qsb: qsb {
|
|
+ compatible = "fixed-clock";
|
|
+ clock-frequency = <225000000>;
|
|
+ #clock-cells = <0>;
|
|
+ };
|
|
+
|
|
cxo_board: cxo_board {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
@@ -503,11 +509,19 @@
|
|
acc0: clock-controller@2088000 {
|
|
compatible = "qcom,kpss-acc-v1";
|
|
reg = <0x02088000 0x1000>, <0x02008000 0x1000>;
|
|
+ clock-output-names = "acpu0_aux";
|
|
+ clocks = <&gcc PLL8_VOTE>, <&pxo_board>;
|
|
+ clock-names = "pll8_vote", "pxo";
|
|
+ #clock-cells = <0>;
|
|
};
|
|
|
|
acc1: clock-controller@2098000 {
|
|
compatible = "qcom,kpss-acc-v1";
|
|
reg = <0x02098000 0x1000>, <0x02008000 0x1000>;
|
|
+ clock-output-names = "acpu1_aux";
|
|
+ clocks = <&gcc PLL8_VOTE>, <&pxo_board>;
|
|
+ clock-names = "pll8_vote", "pxo";
|
|
+ #clock-cells = <0>;
|
|
};
|
|
|
|
adm_dma: dma-controller@18300000 {
|
|
@@ -531,17 +545,23 @@
|
|
};
|
|
|
|
saw0: regulator@2089000 {
|
|
- compatible = "qcom,saw2";
|
|
+ compatible = "qcom,saw2", "qcom,apq8064-saw2-v1.1-cpu", "syscon";
|
|
reg = <0x02089000 0x1000>, <0x02009000 0x1000>;
|
|
regulator;
|
|
};
|
|
|
|
saw1: regulator@2099000 {
|
|
- compatible = "qcom,saw2";
|
|
+ compatible = "qcom,saw2", "qcom,apq8064-saw2-v1.1-cpu", "syscon";
|
|
reg = <0x02099000 0x1000>, <0x02009000 0x1000>;
|
|
regulator;
|
|
};
|
|
|
|
+ saw_l2: regulator@02012000 {
|
|
+ compatible = "qcom,saw2", "syscon";
|
|
+ reg = <0x02012000 0x1000>;
|
|
+ regulator;
|
|
+ };
|
|
+
|
|
gsbi1: gsbi@12440000 {
|
|
compatible = "qcom,gsbi-v1.0.0";
|
|
reg = <0x12440000 0x100>;
|
|
@@ -920,6 +940,17 @@
|
|
clocks = <&gcc PLL8_VOTE>, <&pxo_board>;
|
|
clock-names = "pll8_vote", "pxo";
|
|
clock-output-names = "acpu_l2_aux";
|
|
+ #clock-cells = <0>;
|
|
+ };
|
|
+
|
|
+ kraitcc: clock-controller {
|
|
+ compatible = "qcom,krait-cc-v1";
|
|
+ clocks = <&gcc PLL9>, <&gcc PLL10>, <&gcc PLL12>,
|
|
+ <&acc0>, <&acc1>, <&l2cc>, <&qsb>, <&pxo_board>;
|
|
+ clock-names = "hfpll0", "hfpll1", "hfpll_l2",
|
|
+ "acpu0_aux", "acpu1_aux", "acpu_l2_aux",
|
|
+ "qsb", "pxo";
|
|
+ #clock-cells = <1>;
|
|
};
|
|
|
|
lcc: clock-controller@28000000 {
|