 Petr Štetiar
		
	
	ca5c695a45
	
	
	kernel: bump 5.15 to 5.15.62
			Petr Štetiar
		
	
	ca5c695a45
	
	
	kernel: bump 5.15 to 5.15.62
		
			
			Deleted following upstreamed patches:
 bcm27xx: 950-0006-drm-vc4-hdmi-Fix-HPD-GPIO-detection.patch
 bcm27xx: 950-0420-drm-vc4-Adopt-the-dma-configuration-from-the-HVS-or-.patch
 bcm27xx: 950-0425-drm-vc4-A-present-but-empty-dmas-disables-audio.patch
 bcm27xx: 950-0432-vc4-drm-Avoid-full-hdmi-audio-fifo-writes.patch
 bcm27xx: 950-0433-vc4-drm-vc4_plane-Remove-subpixel-positioning-check.patch
 bcm27xx: 950-0435-drm-vc4-Correct-pixel-order-for-DSI0.patch
 bcm27xx: 950-0436-drm-vc4-Register-dsi0-as-the-correct-vc4-encoder-typ.patch
 bcm27xx: 950-0437-drm-vc4-Fix-dsi0-interrupt-support.patch
 bcm27xx: 950-0438-drm-vc4-Add-correct-stop-condition-to-vc4_dsi_encode.patch
 bcm27xx: 950-0443-drm-vc4-Fix-timings-for-interlaced-modes.patch
 bcm27xx: 950-0445-drm-vc4-Fix-margin-calculations-for-the-right-bottom.patch
 bcm27xx: 950-0475-drm-vc4-Reset-HDMI-MISC_CONTROL-register.patch
 bcm27xx: 950-0476-drm-vc4-Release-workaround-buffer-and-DMA-in-error-p.patch
 bcm27xx: 950-0477-drm-vc4-Correct-DSI-divider-calculations.patch
 bcm27xx: 950-0664-drm-vc4-dsi-Correct-max-divider-to-255-not-7.patch
 bcm53xx: 072-next-ARM_dts_BCM53015-add-mr26.patch
 mediatek: 920-linux-next-dts-mt7622-bpi-r64-fix-wps-button.patch
Manually rebased following patches:
 bcm27xx: 950-0004-drm-vc4-hdmi-Remove-the-DDC-probing-for-status-detec.patch
 bcm27xx: 950-0700-net-phy-lan87xx-Decrease-phy-polling-rate.patch
 bcm27xx: 950-0711-drm-vc4-Rename-bridge-to-out_bridge.patch
 bcm27xx: 950-0713-drm-vc4-Remove-splitting-the-bridge-chain-from-the-d.patch
 bcm27xx: 950-0715-drm-vc4-Convert-vc4_dsi-to-using-a-bridge-instead-of.patch
 bcm27xx: 950-0787-vc4-drm-vc4_plane-Keep-fractional-source-coords-insi.patch
 bcm27xx: 950-0914-mmc-block-Don-t-do-single-sector-reads-during-recove.patch
Runtime tested on turris-omnia and glinet-b1300.
Tested-by: John Audia <therealgraysky@proton.me> [bcm2711/RPi4B, mt7622/RT3200]
Signed-off-by: Petr Štetiar <ynezz@true.cz>
		
	
 
		2022-08-23 10:37:04 +02:00
	 
	
	
	
		 ..
	
	
	
		
			
			
			
			
			
			2022-02-26 13:36:30 +01:00
		 
	
		
			
			
			
			
			
			2022-06-24 17:10:24 +02:00
		 
	
		
	
		
			
			
			
			
			
			2021-12-12 21:11:38 +01:00
		 
	
		
			
			
			
			
			
			2022-08-23 10:37:04 +02:00
		 
	
		
			
			
			
			
			
			2022-08-23 10:37:04 +02:00
		 
	
		
			
			
			
			
			
			2022-04-23 20:46:25 +02:00
		 
	
		
			
			
			
			
			
			2021-08-29 17:07:19 +02:00
		 
	
		
			
			
			
			
			
			2022-08-10 21:36:17 +02:00
		 
	
		
			
			
			
			
			
			2022-08-10 21:36:17 +02:00
		 
	
		
			
			
			
			
			
			2022-05-20 15:53:16 +02:00