88bf652525
Reorganize dtsi patches with upstream version and drop dtsi in 5.15 files. Also add an additional upstream patch for hwspinlock support. Refresh all the dts with needed changes. Signed-off-by: Christian Marangi <ansuelsmth@gmail.com>
29 lines
939 B
Diff
29 lines
939 B
Diff
From 7f5aecdd4ffcc018f73171bc0e028cd4e3361acd Mon Sep 17 00:00:00 2001
|
|
From: Christian Marangi <ansuelsmth@gmail.com>
|
|
Date: Thu, 7 Jul 2022 03:09:43 +0200
|
|
Subject: [PATCH 8/8] ARM: dts: qcom: ipq8064: add speedbin efuse nvmem node
|
|
|
|
Add speedbin efuse nvmem cell needed for the opp table for the CPU
|
|
freqs.
|
|
|
|
Signed-off-by: Christian Marangi <ansuelsmth@gmail.com>
|
|
Tested-by: Jonathan McDowell <noodles@earth.li>
|
|
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
|
|
Link: https://lore.kernel.org/r/20220707010943.20857-10-ansuelsmth@gmail.com
|
|
---
|
|
arch/arm/boot/dts/qcom-ipq8064.dtsi | 3 +++
|
|
1 file changed, 3 insertions(+)
|
|
|
|
--- a/arch/arm/boot/dts/qcom-ipq8064.dtsi
|
|
+++ b/arch/arm/boot/dts/qcom-ipq8064.dtsi
|
|
@@ -854,6 +854,9 @@
|
|
reg = <0x00700000 0x1000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
+ speedbin_efuse: speedbin@c0 {
|
|
+ reg = <0xc0 0x4>;
|
|
+ };
|
|
tsens_calib: calib@400 {
|
|
reg = <0x400 0xb>;
|
|
};
|