98 lines
2.9 KiB
Diff
98 lines
2.9 KiB
Diff
From 6efc8d9081b70dcf71d7e8efd7b51d48ee2541be Mon Sep 17 00:00:00 2001
|
|
From: John Crispin <blogic@openwrt.org>
|
|
Date: Wed, 2 Mar 2016 07:18:52 +0100
|
|
Subject: [PATCH 048/102] net-next: mediatek: document MediaTek SoC ethernet
|
|
binding
|
|
|
|
This adds the binding documentation for the MediaTek Ethernet
|
|
controller.
|
|
|
|
Signed-off-by: John Crispin <blogic@openwrt.org>
|
|
Acked-by: Rob Herring <robh@kernel.org>
|
|
Cc: devicetree@vger.kernel.org
|
|
---
|
|
.../devicetree/bindings/net/mediatek-net.txt | 77 ++++++++++++++++++++
|
|
1 file changed, 77 insertions(+)
|
|
create mode 100644 Documentation/devicetree/bindings/net/mediatek-net.txt
|
|
|
|
--- /dev/null
|
|
+++ b/Documentation/devicetree/bindings/net/mediatek-net.txt
|
|
@@ -0,0 +1,77 @@
|
|
+MediaTek Frame Engine Ethernet controller
|
|
+=========================================
|
|
+
|
|
+The frame engine ethernet controller can be found on MediaTek SoCs. These SoCs
|
|
+have dual GMAC each represented by a child node..
|
|
+
|
|
+* Ethernet controller node
|
|
+
|
|
+Required properties:
|
|
+- compatible: Should be "mediatek,mt7623-eth"
|
|
+- reg: Address and length of the register set for the device
|
|
+- interrupts: Should contain the frame engines interrupt
|
|
+- clocks: the clock used by the core
|
|
+- clock-names: the names of the clock listed in the clocks property. These are
|
|
+ "ethif", "esw", "gp2", "gp1"
|
|
+- power-domains: phandle to the power domain that the ethernet is part of
|
|
+- resets: Should contain a phandle to the ethsys reset signal
|
|
+- reset-names: Should contain the reset signal name "eth"
|
|
+- mediatek,ethsys: phandle to the syscon node that handles the port setup
|
|
+- mediatek,pctl: phandle to the syscon node that handles the ports slew rate
|
|
+ and driver current
|
|
+
|
|
+Optional properties:
|
|
+- interrupt-parent: Should be the phandle for the interrupt controller
|
|
+ that services interrupts for this device
|
|
+
|
|
+
|
|
+* Ethernet MAC node
|
|
+
|
|
+Required properties:
|
|
+- compatible: Should be "mediatek,eth-mac"
|
|
+- reg: The number of the MAC
|
|
+- phy-handle: see ethernet.txt file in the same directory.
|
|
+
|
|
+Example:
|
|
+
|
|
+eth: ethernet@1b100000 {
|
|
+ compatible = "mediatek,mt7623-eth";
|
|
+ reg = <0 0x1b100000 0 0x20000>;
|
|
+ clocks = <&topckgen CLK_TOP_ETHIF_SEL>,
|
|
+ <ðsys CLK_ETHSYS_ESW>,
|
|
+ <ðsys CLK_ETHSYS_GP2>,
|
|
+ <ðsys CLK_ETHSYS_GP1>;
|
|
+ clock-names = "ethif", "esw", "gp2", "gp1";
|
|
+ interrupts = <GIC_SPI 200 IRQ_TYPE_LEVEL_LOW>;
|
|
+ power-domains = <&scpsys MT2701_POWER_DOMAIN_ETH>;
|
|
+ resets = <ðsys MT2701_ETHSYS_ETH_RST>;
|
|
+ reset-names = "eth";
|
|
+ mediatek,ethsys = <ðsys>;
|
|
+ mediatek,pctl = <&syscfg_pctl_a>;
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+
|
|
+ gmac1: mac@0 {
|
|
+ compatible = "mediatek,eth-mac";
|
|
+ reg = <0>;
|
|
+ phy-handle = <&phy0>;
|
|
+ };
|
|
+
|
|
+ gmac2: mac@1 {
|
|
+ compatible = "mediatek,eth-mac";
|
|
+ reg = <1>;
|
|
+ phy-handle = <&phy1>;
|
|
+ };
|
|
+
|
|
+ mdio-bus {
|
|
+ phy0: ethernet-phy@0 {
|
|
+ reg = <0>;
|
|
+ phy-mode = "rgmii";
|
|
+ };
|
|
+
|
|
+ phy1: ethernet-phy@1 {
|
|
+ reg = <1>;
|
|
+ phy-mode = "rgmii";
|
|
+ };
|
|
+ };
|
|
+};
|