49 lines
		
	
	
		
			1.9 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
			
		
		
	
	
			49 lines
		
	
	
		
			1.9 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
From 3b2e7c7c83873f4c073d501c2fff80518e264240 Mon Sep 17 00:00:00 2001
 | 
						|
From: John Crispin <blogic@openwrt.org>
 | 
						|
Date: Mon, 4 Jan 2016 20:24:00 +0100
 | 
						|
Subject: [PATCH] MIPS: ralink: Add a few missing clocks
 | 
						|
 | 
						|
Signed-off-by: John Crispin <blogic@openwrt.org>
 | 
						|
Cc: linux-mips@linux-mips.org
 | 
						|
Patchwork: https://patchwork.linux-mips.org/patch/11995/
 | 
						|
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 | 
						|
---
 | 
						|
 arch/mips/ralink/mt7620.c | 3 +++
 | 
						|
 arch/mips/ralink/rt305x.c | 1 +
 | 
						|
 arch/mips/ralink/rt3883.c | 1 +
 | 
						|
 3 files changed, 5 insertions(+)
 | 
						|
 | 
						|
--- a/arch/mips/ralink/mt7620.c
 | 
						|
+++ b/arch/mips/ralink/mt7620.c
 | 
						|
@@ -456,7 +456,10 @@ void __init ralink_clk_init(void)
 | 
						|
 	ralink_clk_add("10000100.timer", periph_rate);
 | 
						|
 	ralink_clk_add("10000120.watchdog", periph_rate);
 | 
						|
 	ralink_clk_add("10000b00.spi", sys_rate);
 | 
						|
+	ralink_clk_add("10000b40.spi", sys_rate);
 | 
						|
 	ralink_clk_add("10000c00.uartlite", periph_rate);
 | 
						|
+	ralink_clk_add("10000d00.uart1", periph_rate);
 | 
						|
+	ralink_clk_add("10000e00.uart2", periph_rate);
 | 
						|
 	ralink_clk_add("10180000.wmac", xtal_rate);
 | 
						|
 
 | 
						|
 	if (IS_ENABLED(CONFIG_USB) && !is_mt76x8()) {
 | 
						|
--- a/arch/mips/ralink/rt305x.c
 | 
						|
+++ b/arch/mips/ralink/rt305x.c
 | 
						|
@@ -190,6 +190,7 @@ void __init ralink_clk_init(void)
 | 
						|
 	ralink_clk_add("cpu", cpu_rate);
 | 
						|
 	ralink_clk_add("sys", sys_rate);
 | 
						|
 	ralink_clk_add("10000b00.spi", sys_rate);
 | 
						|
+	ralink_clk_add("10000b40.spi", sys_rate);
 | 
						|
 	ralink_clk_add("10000100.timer", wdt_rate);
 | 
						|
 	ralink_clk_add("10000120.watchdog", wdt_rate);
 | 
						|
 	ralink_clk_add("10000500.uart", uart_rate);
 | 
						|
--- a/arch/mips/ralink/rt3883.c
 | 
						|
+++ b/arch/mips/ralink/rt3883.c
 | 
						|
@@ -99,6 +99,7 @@ void __init ralink_clk_init(void)
 | 
						|
 	ralink_clk_add("10000120.watchdog", sys_rate);
 | 
						|
 	ralink_clk_add("10000500.uart", 40000000);
 | 
						|
 	ralink_clk_add("10000b00.spi", sys_rate);
 | 
						|
+	ralink_clk_add("10000b40.spi", sys_rate);
 | 
						|
 	ralink_clk_add("10000c00.uartlite", 40000000);
 | 
						|
 	ralink_clk_add("10100000.ethernet", sys_rate);
 | 
						|
 	ralink_clk_add("10180000.wmac", 40000000);
 |