These patches add support for ipq806x NAND flash controller. Most of these are cherry-picked & backported from LKML: *https://lkml.org/lkml/2015/8/3/16 This patch just modifies the kernel code, but doesn't change the config. It should be harmless. Signed-off-by: Mathieu Olivari <mathieu@codeaurora.org> SVN-Revision: 46568
		
			
				
	
	
		
			51 lines
		
	
	
		
			1.4 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
			
		
		
	
	
			51 lines
		
	
	
		
			1.4 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
Content-Type: text/plain; charset="utf-8"
 | 
						|
MIME-Version: 1.0
 | 
						|
Content-Transfer-Encoding: 7bit
 | 
						|
Subject: [v3,4/5] arm: qcom: dts: Add NAND controller node for ipq806x
 | 
						|
From: Archit Taneja <architt@codeaurora.org>
 | 
						|
X-Patchwork-Id: 6927121
 | 
						|
Message-Id: <1438578498-32254-5-git-send-email-architt@codeaurora.org>
 | 
						|
To: linux-mtd@lists.infradead.org, dehrenberg@google.com,
 | 
						|
	cernekee@gmail.com, computersforpeace@gmail.com
 | 
						|
Cc: linux-arm-msm@vger.kernel.org, agross@codeaurora.org,
 | 
						|
	sboyd@codeaurora.org, linux-kernel@vger.kernel.org,
 | 
						|
	Archit Taneja <architt@codeaurora.org>, devicetree@vger.kernel.org
 | 
						|
Date: Mon,  3 Aug 2015 10:38:17 +0530
 | 
						|
 | 
						|
The nand controller in IPQ806x is of the 'EBI2 type'. Use the corresponding
 | 
						|
compatible string.
 | 
						|
 | 
						|
Cc: devicetree@vger.kernel.org
 | 
						|
 | 
						|
Reviewed-by: Andy Gross <agross@codeaurora.org>
 | 
						|
Signed-off-by: Archit Taneja <architt@codeaurora.org>
 | 
						|
 | 
						|
---
 | 
						|
arch/arm/boot/dts/qcom-ipq8064.dtsi | 15 +++++++++++++++
 | 
						|
 1 file changed, 15 insertions(+)
 | 
						|
 | 
						|
--- a/arch/arm/boot/dts/qcom-ipq8064.dtsi
 | 
						|
+++ b/arch/arm/boot/dts/qcom-ipq8064.dtsi
 | 
						|
@@ -615,5 +615,21 @@
 | 
						|
 
 | 
						|
 			status = "disabled";
 | 
						|
 		};
 | 
						|
+
 | 
						|
+		nand@1ac00000 {
 | 
						|
+			compatible = "qcom,ebi2-nandc";
 | 
						|
+			reg = <0x1ac00000 0x800>;
 | 
						|
+
 | 
						|
+			clocks = <&gcc EBI2_CLK>,
 | 
						|
+				 <&gcc EBI2_AON_CLK>;
 | 
						|
+			clock-names = "core", "aon";
 | 
						|
+
 | 
						|
+			dmas = <&adm_dma 3>;
 | 
						|
+			dma-names = "rxtx";
 | 
						|
+			qcom,cmd-crci = <15>;
 | 
						|
+			qcom,data-crci = <3>;
 | 
						|
+
 | 
						|
+			status = "disabled";
 | 
						|
+		};
 | 
						|
 	};
 | 
						|
 };
 |