3a2e735b96
This fixes GIC interrupts (required before switching to 4.9), adds few new entires & introduces DTS for Archer C5. Signed-off-by: Rafał Miłecki <rafal@milecki.pl>
35 lines
1013 B
Diff
35 lines
1013 B
Diff
From bb097e3e00457bd69ad3a767f6b99424e2e06411 Mon Sep 17 00:00:00 2001
|
|
From: Jon Mason <jonmason@broadcom.com>
|
|
Date: Mon, 6 Mar 2017 11:24:45 -0500
|
|
Subject: [PATCH] ARM: dts: BCM5301X: Add I2C support to the DT
|
|
|
|
Add I2C support to the bcm5301x Device Tree. Since no driver changes
|
|
are needed to enable this hardware, only the device tree changes are
|
|
required to make this functional.
|
|
|
|
Signed-off-by: Jon Mason <jonmason@broadcom.com>
|
|
Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
|
|
---
|
|
arch/arm/boot/dts/bcm5301x.dtsi | 10 ++++++++++
|
|
1 file changed, 10 insertions(+)
|
|
|
|
--- a/arch/arm/boot/dts/bcm5301x.dtsi
|
|
+++ b/arch/arm/boot/dts/bcm5301x.dtsi
|
|
@@ -338,6 +338,16 @@
|
|
};
|
|
};
|
|
|
|
+ i2c0: i2c@18009000 {
|
|
+ compatible = "brcm,iproc-i2c";
|
|
+ reg = <0x18009000 0x50>;
|
|
+ interrupts = <GIC_SPI 121 IRQ_TYPE_NONE>;
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+ clock-frequency = <100000>;
|
|
+ status = "disabled";
|
|
+ };
|
|
+
|
|
lcpll0: lcpll0@1800c100 {
|
|
#clock-cells = <1>;
|
|
compatible = "brcm,nsp-lcpll0";
|