372 lines
		
	
	
		
			10 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
			
		
		
	
	
			372 lines
		
	
	
		
			10 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
From: David Daney <ddaney@caviumnetworks.com>
 | 
						|
Date: Wed, 16 Sep 2009 21:54:18 +0000 (-0700)
 | 
						|
Subject: MIPS: Octeon:  Move some platform device registration to its own file.
 | 
						|
X-Git-Tag: linux-2.6.32-rc1~29
 | 
						|
X-Git-Url: http://www.linux-mips.org/git?p=linux.git;a=commitdiff_plain;h=936c111e;hp=e1302af3482d3955f5a6100160e595e792d5f1e4
 | 
						|
 | 
						|
MIPS: Octeon:  Move some platform device registration to its own file.
 | 
						|
 | 
						|
There is a bunch of platform device registration in
 | 
						|
arch/mips/cavium-octeon/setup.c.  We move it to its own file in
 | 
						|
preparation for adding more platform devices.
 | 
						|
 | 
						|
Signed-off-by: David Daney <ddaney@caviumnetworks.com>
 | 
						|
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 | 
						|
---
 | 
						|
 | 
						|
diff --git a/arch/mips/cavium-octeon/Makefile b/arch/mips/cavium-octeon/Makefile
 | 
						|
index d6903c3..1394362 100644
 | 
						|
--- a/arch/mips/cavium-octeon/Makefile
 | 
						|
+++ b/arch/mips/cavium-octeon/Makefile
 | 
						|
@@ -6,10 +6,10 @@
 | 
						|
 # License.  See the file "COPYING" in the main directory of this archive
 | 
						|
 # for more details.
 | 
						|
 #
 | 
						|
-# Copyright (C) 2005-2008 Cavium Networks
 | 
						|
+# Copyright (C) 2005-2009 Cavium Networks
 | 
						|
 #
 | 
						|
 
 | 
						|
-obj-y := setup.o serial.o octeon-irq.o csrc-octeon.o
 | 
						|
+obj-y := setup.o serial.o octeon-platform.o octeon-irq.o csrc-octeon.o
 | 
						|
 obj-y += dma-octeon.o flash_setup.o
 | 
						|
 obj-y += octeon-memcpy.o
 | 
						|
 
 | 
						|
diff --git a/arch/mips/cavium-octeon/octeon-platform.c b/arch/mips/cavium-octeon/octeon-platform.c
 | 
						|
new file mode 100644
 | 
						|
index 0000000..be711dd
 | 
						|
--- /dev/null
 | 
						|
+++ b/arch/mips/cavium-octeon/octeon-platform.c
 | 
						|
@@ -0,0 +1,164 @@
 | 
						|
+/*
 | 
						|
+ * This file is subject to the terms and conditions of the GNU General Public
 | 
						|
+ * License.  See the file "COPYING" in the main directory of this archive
 | 
						|
+ * for more details.
 | 
						|
+ *
 | 
						|
+ * Copyright (C) 2004-2009 Cavium Networks
 | 
						|
+ * Copyright (C) 2008 Wind River Systems
 | 
						|
+ */
 | 
						|
+
 | 
						|
+#include <linux/init.h>
 | 
						|
+#include <linux/irq.h>
 | 
						|
+#include <linux/module.h>
 | 
						|
+#include <linux/platform_device.h>
 | 
						|
+
 | 
						|
+#include <asm/octeon/octeon.h>
 | 
						|
+#include <asm/octeon/cvmx-rnm-defs.h>
 | 
						|
+
 | 
						|
+static struct octeon_cf_data octeon_cf_data;
 | 
						|
+
 | 
						|
+static int __init octeon_cf_device_init(void)
 | 
						|
+{
 | 
						|
+	union cvmx_mio_boot_reg_cfgx mio_boot_reg_cfg;
 | 
						|
+	unsigned long base_ptr, region_base, region_size;
 | 
						|
+	struct platform_device *pd;
 | 
						|
+	struct resource cf_resources[3];
 | 
						|
+	unsigned int num_resources;
 | 
						|
+	int i;
 | 
						|
+	int ret = 0;
 | 
						|
+
 | 
						|
+	/* Setup octeon-cf platform device if present. */
 | 
						|
+	base_ptr = 0;
 | 
						|
+	if (octeon_bootinfo->major_version == 1
 | 
						|
+		&& octeon_bootinfo->minor_version >= 1) {
 | 
						|
+		if (octeon_bootinfo->compact_flash_common_base_addr)
 | 
						|
+			base_ptr =
 | 
						|
+				octeon_bootinfo->compact_flash_common_base_addr;
 | 
						|
+	} else {
 | 
						|
+		base_ptr = 0x1d000800;
 | 
						|
+	}
 | 
						|
+
 | 
						|
+	if (!base_ptr)
 | 
						|
+		return ret;
 | 
						|
+
 | 
						|
+	/* Find CS0 region. */
 | 
						|
+	for (i = 0; i < 8; i++) {
 | 
						|
+		mio_boot_reg_cfg.u64 = cvmx_read_csr(CVMX_MIO_BOOT_REG_CFGX(i));
 | 
						|
+		region_base = mio_boot_reg_cfg.s.base << 16;
 | 
						|
+		region_size = (mio_boot_reg_cfg.s.size + 1) << 16;
 | 
						|
+		if (mio_boot_reg_cfg.s.en && base_ptr >= region_base
 | 
						|
+		    && base_ptr < region_base + region_size)
 | 
						|
+			break;
 | 
						|
+	}
 | 
						|
+	if (i >= 7) {
 | 
						|
+		/* i and i + 1 are CS0 and CS1, both must be less than 8. */
 | 
						|
+		goto out;
 | 
						|
+	}
 | 
						|
+	octeon_cf_data.base_region = i;
 | 
						|
+	octeon_cf_data.is16bit = mio_boot_reg_cfg.s.width;
 | 
						|
+	octeon_cf_data.base_region_bias = base_ptr - region_base;
 | 
						|
+	memset(cf_resources, 0, sizeof(cf_resources));
 | 
						|
+	num_resources = 0;
 | 
						|
+	cf_resources[num_resources].flags	= IORESOURCE_MEM;
 | 
						|
+	cf_resources[num_resources].start	= region_base;
 | 
						|
+	cf_resources[num_resources].end	= region_base + region_size - 1;
 | 
						|
+	num_resources++;
 | 
						|
+
 | 
						|
+
 | 
						|
+	if (!(base_ptr & 0xfffful)) {
 | 
						|
+		/*
 | 
						|
+		 * Boot loader signals availability of DMA (true_ide
 | 
						|
+		 * mode) by setting low order bits of base_ptr to
 | 
						|
+		 * zero.
 | 
						|
+		 */
 | 
						|
+
 | 
						|
+		/* Asume that CS1 immediately follows. */
 | 
						|
+		mio_boot_reg_cfg.u64 =
 | 
						|
+			cvmx_read_csr(CVMX_MIO_BOOT_REG_CFGX(i + 1));
 | 
						|
+		region_base = mio_boot_reg_cfg.s.base << 16;
 | 
						|
+		region_size = (mio_boot_reg_cfg.s.size + 1) << 16;
 | 
						|
+		if (!mio_boot_reg_cfg.s.en)
 | 
						|
+			goto out;
 | 
						|
+
 | 
						|
+		cf_resources[num_resources].flags	= IORESOURCE_MEM;
 | 
						|
+		cf_resources[num_resources].start	= region_base;
 | 
						|
+		cf_resources[num_resources].end	= region_base + region_size - 1;
 | 
						|
+		num_resources++;
 | 
						|
+
 | 
						|
+		octeon_cf_data.dma_engine = 0;
 | 
						|
+		cf_resources[num_resources].flags	= IORESOURCE_IRQ;
 | 
						|
+		cf_resources[num_resources].start	= OCTEON_IRQ_BOOTDMA;
 | 
						|
+		cf_resources[num_resources].end	= OCTEON_IRQ_BOOTDMA;
 | 
						|
+		num_resources++;
 | 
						|
+	} else {
 | 
						|
+		octeon_cf_data.dma_engine = -1;
 | 
						|
+	}
 | 
						|
+
 | 
						|
+	pd = platform_device_alloc("pata_octeon_cf", -1);
 | 
						|
+	if (!pd) {
 | 
						|
+		ret = -ENOMEM;
 | 
						|
+		goto out;
 | 
						|
+	}
 | 
						|
+	pd->dev.platform_data = &octeon_cf_data;
 | 
						|
+
 | 
						|
+	ret = platform_device_add_resources(pd, cf_resources, num_resources);
 | 
						|
+	if (ret)
 | 
						|
+		goto fail;
 | 
						|
+
 | 
						|
+	ret = platform_device_add(pd);
 | 
						|
+	if (ret)
 | 
						|
+		goto fail;
 | 
						|
+
 | 
						|
+	return ret;
 | 
						|
+fail:
 | 
						|
+	platform_device_put(pd);
 | 
						|
+out:
 | 
						|
+	return ret;
 | 
						|
+}
 | 
						|
+device_initcall(octeon_cf_device_init);
 | 
						|
+
 | 
						|
+/* Octeon Random Number Generator.  */
 | 
						|
+static int __init octeon_rng_device_init(void)
 | 
						|
+{
 | 
						|
+	struct platform_device *pd;
 | 
						|
+	int ret = 0;
 | 
						|
+
 | 
						|
+	struct resource rng_resources[] = {
 | 
						|
+		{
 | 
						|
+			.flags	= IORESOURCE_MEM,
 | 
						|
+			.start	= XKPHYS_TO_PHYS(CVMX_RNM_CTL_STATUS),
 | 
						|
+			.end	= XKPHYS_TO_PHYS(CVMX_RNM_CTL_STATUS) + 0xf
 | 
						|
+		}, {
 | 
						|
+			.flags	= IORESOURCE_MEM,
 | 
						|
+			.start	= cvmx_build_io_address(8, 0),
 | 
						|
+			.end	= cvmx_build_io_address(8, 0) + 0x7
 | 
						|
+		}
 | 
						|
+	};
 | 
						|
+
 | 
						|
+	pd = platform_device_alloc("octeon_rng", -1);
 | 
						|
+	if (!pd) {
 | 
						|
+		ret = -ENOMEM;
 | 
						|
+		goto out;
 | 
						|
+	}
 | 
						|
+
 | 
						|
+	ret = platform_device_add_resources(pd, rng_resources,
 | 
						|
+					    ARRAY_SIZE(rng_resources));
 | 
						|
+	if (ret)
 | 
						|
+		goto fail;
 | 
						|
+
 | 
						|
+	ret = platform_device_add(pd);
 | 
						|
+	if (ret)
 | 
						|
+		goto fail;
 | 
						|
+
 | 
						|
+	return ret;
 | 
						|
+fail:
 | 
						|
+	platform_device_put(pd);
 | 
						|
+
 | 
						|
+out:
 | 
						|
+	return ret;
 | 
						|
+}
 | 
						|
+device_initcall(octeon_rng_device_init);
 | 
						|
+
 | 
						|
+MODULE_AUTHOR("David Daney <ddaney@caviumnetworks.com>");
 | 
						|
+MODULE_LICENSE("GPL");
 | 
						|
+MODULE_DESCRIPTION("Platform driver for Octeon SOC");
 | 
						|
diff --git a/arch/mips/cavium-octeon/setup.c b/arch/mips/cavium-octeon/setup.c
 | 
						|
index 468a120..b321d3b 100644
 | 
						|
--- a/arch/mips/cavium-octeon/setup.c
 | 
						|
+++ b/arch/mips/cavium-octeon/setup.c
 | 
						|
@@ -11,7 +11,6 @@
 | 
						|
 #include <linux/delay.h>
 | 
						|
 #include <linux/interrupt.h>
 | 
						|
 #include <linux/io.h>
 | 
						|
-#include <linux/irq.h>
 | 
						|
 #include <linux/serial.h>
 | 
						|
 #include <linux/smp.h>
 | 
						|
 #include <linux/types.h>
 | 
						|
@@ -33,7 +32,6 @@
 | 
						|
 #include <asm/time.h>
 | 
						|
 
 | 
						|
 #include <asm/octeon/octeon.h>
 | 
						|
-#include <asm/octeon/cvmx-rnm-defs.h>
 | 
						|
 
 | 
						|
 #ifdef CONFIG_CAVIUM_DECODE_RSL
 | 
						|
 extern void cvmx_interrupt_rsl_decode(void);
 | 
						|
@@ -825,147 +823,3 @@ void prom_free_prom_memory(void)
 | 
						|
 	   CONFIG_CAVIUM_RESERVE32_USE_WIRED_TLB option is set */
 | 
						|
 	octeon_hal_setup_reserved32();
 | 
						|
 }
 | 
						|
-
 | 
						|
-static struct octeon_cf_data octeon_cf_data;
 | 
						|
-
 | 
						|
-static int __init octeon_cf_device_init(void)
 | 
						|
-{
 | 
						|
-	union cvmx_mio_boot_reg_cfgx mio_boot_reg_cfg;
 | 
						|
-	unsigned long base_ptr, region_base, region_size;
 | 
						|
-	struct platform_device *pd;
 | 
						|
-	struct resource cf_resources[3];
 | 
						|
-	unsigned int num_resources;
 | 
						|
-	int i;
 | 
						|
-	int ret = 0;
 | 
						|
-
 | 
						|
-	/* Setup octeon-cf platform device if present. */
 | 
						|
-	base_ptr = 0;
 | 
						|
-	if (octeon_bootinfo->major_version == 1
 | 
						|
-		&& octeon_bootinfo->minor_version >= 1) {
 | 
						|
-		if (octeon_bootinfo->compact_flash_common_base_addr)
 | 
						|
-			base_ptr =
 | 
						|
-				octeon_bootinfo->compact_flash_common_base_addr;
 | 
						|
-	} else {
 | 
						|
-		base_ptr = 0x1d000800;
 | 
						|
-	}
 | 
						|
-
 | 
						|
-	if (!base_ptr)
 | 
						|
-		return ret;
 | 
						|
-
 | 
						|
-	/* Find CS0 region. */
 | 
						|
-	for (i = 0; i < 8; i++) {
 | 
						|
-		mio_boot_reg_cfg.u64 = cvmx_read_csr(CVMX_MIO_BOOT_REG_CFGX(i));
 | 
						|
-		region_base = mio_boot_reg_cfg.s.base << 16;
 | 
						|
-		region_size = (mio_boot_reg_cfg.s.size + 1) << 16;
 | 
						|
-		if (mio_boot_reg_cfg.s.en && base_ptr >= region_base
 | 
						|
-		    && base_ptr < region_base + region_size)
 | 
						|
-			break;
 | 
						|
-	}
 | 
						|
-	if (i >= 7) {
 | 
						|
-		/* i and i + 1 are CS0 and CS1, both must be less than 8. */
 | 
						|
-		goto out;
 | 
						|
-	}
 | 
						|
-	octeon_cf_data.base_region = i;
 | 
						|
-	octeon_cf_data.is16bit = mio_boot_reg_cfg.s.width;
 | 
						|
-	octeon_cf_data.base_region_bias = base_ptr - region_base;
 | 
						|
-	memset(cf_resources, 0, sizeof(cf_resources));
 | 
						|
-	num_resources = 0;
 | 
						|
-	cf_resources[num_resources].flags	= IORESOURCE_MEM;
 | 
						|
-	cf_resources[num_resources].start	= region_base;
 | 
						|
-	cf_resources[num_resources].end	= region_base + region_size - 1;
 | 
						|
-	num_resources++;
 | 
						|
-
 | 
						|
-
 | 
						|
-	if (!(base_ptr & 0xfffful)) {
 | 
						|
-		/*
 | 
						|
-		 * Boot loader signals availability of DMA (true_ide
 | 
						|
-		 * mode) by setting low order bits of base_ptr to
 | 
						|
-		 * zero.
 | 
						|
-		 */
 | 
						|
-
 | 
						|
-		/* Asume that CS1 immediately follows. */
 | 
						|
-		mio_boot_reg_cfg.u64 =
 | 
						|
-			cvmx_read_csr(CVMX_MIO_BOOT_REG_CFGX(i + 1));
 | 
						|
-		region_base = mio_boot_reg_cfg.s.base << 16;
 | 
						|
-		region_size = (mio_boot_reg_cfg.s.size + 1) << 16;
 | 
						|
-		if (!mio_boot_reg_cfg.s.en)
 | 
						|
-			goto out;
 | 
						|
-
 | 
						|
-		cf_resources[num_resources].flags	= IORESOURCE_MEM;
 | 
						|
-		cf_resources[num_resources].start	= region_base;
 | 
						|
-		cf_resources[num_resources].end	= region_base + region_size - 1;
 | 
						|
-		num_resources++;
 | 
						|
-
 | 
						|
-		octeon_cf_data.dma_engine = 0;
 | 
						|
-		cf_resources[num_resources].flags	= IORESOURCE_IRQ;
 | 
						|
-		cf_resources[num_resources].start	= OCTEON_IRQ_BOOTDMA;
 | 
						|
-		cf_resources[num_resources].end	= OCTEON_IRQ_BOOTDMA;
 | 
						|
-		num_resources++;
 | 
						|
-	} else {
 | 
						|
-		octeon_cf_data.dma_engine = -1;
 | 
						|
-	}
 | 
						|
-
 | 
						|
-	pd = platform_device_alloc("pata_octeon_cf", -1);
 | 
						|
-	if (!pd) {
 | 
						|
-		ret = -ENOMEM;
 | 
						|
-		goto out;
 | 
						|
-	}
 | 
						|
-	pd->dev.platform_data = &octeon_cf_data;
 | 
						|
-
 | 
						|
-	ret = platform_device_add_resources(pd, cf_resources, num_resources);
 | 
						|
-	if (ret)
 | 
						|
-		goto fail;
 | 
						|
-
 | 
						|
-	ret = platform_device_add(pd);
 | 
						|
-	if (ret)
 | 
						|
-		goto fail;
 | 
						|
-
 | 
						|
-	return ret;
 | 
						|
-fail:
 | 
						|
-	platform_device_put(pd);
 | 
						|
-out:
 | 
						|
-	return ret;
 | 
						|
-}
 | 
						|
-device_initcall(octeon_cf_device_init);
 | 
						|
-
 | 
						|
-/* Octeon Random Number Generator.  */
 | 
						|
-static int __init octeon_rng_device_init(void)
 | 
						|
-{
 | 
						|
-	struct platform_device *pd;
 | 
						|
-	int ret = 0;
 | 
						|
-
 | 
						|
-	struct resource rng_resources[] = {
 | 
						|
-		{
 | 
						|
-			.flags	= IORESOURCE_MEM,
 | 
						|
-			.start	= XKPHYS_TO_PHYS(CVMX_RNM_CTL_STATUS),
 | 
						|
-			.end	= XKPHYS_TO_PHYS(CVMX_RNM_CTL_STATUS) + 0xf
 | 
						|
-		}, {
 | 
						|
-			.flags	= IORESOURCE_MEM,
 | 
						|
-			.start	= cvmx_build_io_address(8, 0),
 | 
						|
-			.end	= cvmx_build_io_address(8, 0) + 0x7
 | 
						|
-		}
 | 
						|
-	};
 | 
						|
-
 | 
						|
-	pd = platform_device_alloc("octeon_rng", -1);
 | 
						|
-	if (!pd) {
 | 
						|
-		ret = -ENOMEM;
 | 
						|
-		goto out;
 | 
						|
-	}
 | 
						|
-
 | 
						|
-	ret = platform_device_add_resources(pd, rng_resources,
 | 
						|
-					    ARRAY_SIZE(rng_resources));
 | 
						|
-	if (ret)
 | 
						|
-		goto fail;
 | 
						|
-
 | 
						|
-	ret = platform_device_add(pd);
 | 
						|
-	if (ret)
 | 
						|
-		goto fail;
 | 
						|
-
 | 
						|
-	return ret;
 | 
						|
-fail:
 | 
						|
-	platform_device_put(pd);
 | 
						|
-
 | 
						|
-out:
 | 
						|
-	return ret;
 | 
						|
-}
 | 
						|
-device_initcall(octeon_rng_device_init);
 |